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Abstract 
Conventional 'hard switching' converters suffer from significant switching loss due to the 
simultaneous imposition of high values of current and voltage on the devices during commutation. 
Resonant converters offer a solution to this problem. A review of resonant circuit topologies is 
presented, which includes a summary of the interference problems which may occur when using 
power converters in the rail traction environment. Particular attention is given to the Resonant 
DC Link Inverter (RDCLI) which shows a great deal of pronuse using currently available 
devices. 
The frequency domain simulation of RDCLIs is discussed as a means of rapidly evaluating 
circuit behaviour, especially in relation to modulation strategies. A novel modulation strategy is 
proposed for Resonant DC Link Inverters, based on a procedure known as Simulated Annealing 
which allows complex harmonic manipulations such as han-nonic minimisation, to be performed. 
This is despite the fact that RDCLIs are constrained to use Discrete Pulse Modulation whereby 
switch commutations are restricted to specific moments in time. The modulation algorithms were 
verified by use of a low-power test rig and the results obtained are compared against theoretical 
values. Details of the hardware implementation are also included. 
A single-phase pulse-converter input stage is described which may be incorporated into the 
Resonant DC Link Inverter topology. This input stage also benefits from soft-sVVItching and 
allows four-quadrant operation at any desired power factor. A modulation scheme based on 
SiMulated Annealing is proposed for the pulse-converter, to achieve hannomc control whilst also 
synchronising with the supply wavefon-n. Practical results are presented and compared with those 
obtained by simulation and calculation. 
Finally the design of Resonant DC Link Converters is discussed and reconunendations made for 
the choice of resonant components based on the minimisation of overall losses. Comparisons are 
6 
made between hard-switching and soft-switching converters in terms of loss and harmonic 
performance, in an attempt to quantify the benefits which may be obtained by the application of 
soft-switching. 
7 
Chapter I 
Introduction 
Switching Losses are a major constraint on the perfon-nance of power converters. They are a 
dominant feature in 'hard-switching' converters due to the trajectories taken by voltage and 
current waveforms during device conunutation. This places restrictions on the upper operating 
frequency which as a consequence, limits the power density (kW/kg) and the capabilities for 
harmonic control of the output spectrum. In addition, hard-switching exacerbates effects such as 
the generation of Electromagnetic Interference. To cure these problems it is apparent that the 
energy loss due to switching should be reduced to very low values. This may be achieved by 
introducing current or voltage zeros at the instant of device commutation. Resonant Converters 
are a family of converters capable of operating in this mode and forin the subject of this thesis. 
The problems associated with converter size and weight are made more acute when operating in 
the rail traction environment due to the considerable pressure to reduce the overall weight of rail 
vehicles, whilst maximismg the space available for passengers. Additionally, the equipment must 
not interfere with the railway signalling and communication systems. A major application for 
power converters on rail vehicles is for auXiliary supplies where they perform an important 
function, supplying power to systems essential for passenger comfort, safety, and normal train 
operation. The increasing expectations of passengers and desire of rail operators to improve 
customer facilities, demand higher equipment specification levels with attendant increases in 
power supply requirements. As a consequence, there is a need to increase the rating of auxiliary 
converters, yet this counters the aspirations for reduced size and weight. Thus a compromise must 
be reached but the situation may be improved by the application of Resonant Converters. 
The ann of the Nvork described in this thesis Nvas to investigate Resonant Converters, with a 
particular emphasis on their application in the rail traction environment in order to address the 
8 
issues outlined above. The thesis begins by examining watching loss in more detall, and reviews 
the various resonant converter families which may be used to reduce losses. The design and 
application of resonant converters are discussed both in general terms and with reference to 
railway applications. Novel modulation and control strategies are introduced, which allow 
hannonic manipulation of the spectra of the waveforrns generated by resonant converters which 
are constrained to use Discrete Pulse Modulation. It is shown how minin-ýisation of specific 
harmonics or groups of harmonics is possible, which is of relevance to rail traction applications 
where signalling frequency avoidance may be required, or steps may need to be taken to prevent 
interference with communication systems. A common configuration for converters on AC- 
supplied rail vehicles is single-phase to three-phase. A 'soft-switching' topology is described, and 
its harmonic control characteristics assessed. Finally, comparisons are made between hard- 
switching and resonant converters to enable an evaluation of the benefits and disadvantages of 
each technique. 
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Chapter 2 
Background to Switching Loss, Resonant Converters, and 
Signalling Compatibility 
2.1 A ]REVIEW OF HARD SWITCHING CONVERTERS 
Many of the popular power converter topologies employ hard switching techniques. This means 
that during switching the power components experience high values of voltage and current 
simultaneously. As a result of this, significant quantities of power are dissipated in the devices 
during each sWitching event. For a given heatsinking capability this places a restriction on the 
maximum switching frequency achievable. This is a particular problem when attempting to 
reduce the size and weight of a converter by MCreasing the switching ftequency since there 
follows a linear increase in switching losses. The increase in losses detracts from the advantages 
gained from increasing the switching frequency. 
Figure 2.1 shows in more detail the cause of switching loss when driving an inductive load. 
Consider one leg of a DC-AC converter as shown in Figure 2.1(a). Suppose that switch S2 is 
initially closed and switch SI is open. Thus S2 conducts the whole of 10. When the control signal 
to S2 changes to the off condition the voltage across the power device begins to rise as it changes 
to the off-state. The inductance of the load maintains 10 virtually constant. When the voltage 
across S2 reaches the rail voltage (plus a small overshoot due to stray inductance) the current 
begins to commutate from S2 to DI. Figure 2.1(b) shows the changes in voltage and current 
applied to S2, and the resulting switching power loss. A similar process occurs during turn-on, 
but in this case it is the current which overshoots rather than the voltage. This is due to the 
reverse recovery current of the diode. 
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(a) (b) 
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D2 
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Figure 2.1 Voltage and Current Transitions Leading to Switching Power Loss 
The limit imposed on switching frequency, and the manner in which sWItching takes place has 
many implications for the operation of such converters, which may be summansed as follows 
[1,2]: 
0 
a 
Tle low switching frequency results In high harmonic distortion of the output waveforms 
Harmonic distortion of the output also appears on the input side of the converter, and hence 
in the supply network 
41 The mode of switching causes high values of dildt and dvldt which can cause senous 
problems of Electromagnetic Interference (EMI). 
0 High values of dvldt cause capacitively coupled currents to flow M machine windings leading 
to increased motor heating. 
0 The rapidly changing voltages and currents increase device stress which can adversely affect 
reliability. 
0 Due to the restricted frequency of operation, transformers and reactive components used in 
filters must be large. 
0 '17he switching frequency may be limited to a value within the audible range. The noise 
subsequently produced may be unacceptable in some applications. 
0 The bandwidth of the converter as a whole is linuted by the switching frequency which can 
complicatc control loops. 
The goal of increased switching frequency can be achieved 
m hard-switching converters if the sWItching losses can be 
: Rd reduced. This may be done in several ways. One method is 
to increase the speed of device commutation by using an 
Switching 
Device 
C 
Figure 2.2 RCD Snubber 
inherently faster device, or by modifying the gate/base driver 
circuit. However, this has the undesirable effect of 
increasing the dvldt and dildt. This may exacerbate EMI 
problems. Another method of reducing switching losses is to 
divert current away from the device and into a snubber 
circuit during the switching period. One of the most popular snubber configurations is shown In 
Figure 2.2. During device tum-off, the diode Ds and capacitor CS delay the rate of rise of voltage 
across the device. During turn-on, Ls delays the rate of rise of current through the device. 
Capacitor CS then discharges through the device via RD. The problem with this circuit is that it 
dissipates energy. As a consequence the overall efficiency of the converter does not change 
significantly. Lossless snubber topologies exist, [3] an example of which is shown in Figure 2.3 
(S I and S2 are the power devices). These circuits return the switching energy to the supply or to 
the load using (ideally) non-dissipative components which Improves the converter efficiency. 
However the circuits are often quite complex and can sigmficantly add to the overall component 
count since they must be repeated for each switching device. 
Figure 2.3 Lossless Inverter Snubber Circuit 
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It can be seen that the problems of svatching loss could be alleviated if simultaneous application 
of voltage and current were avoided during switch commutation. This could be achieved by 
reducing the voltage across the switch, or the current through it, to zero at the instant of 
switching. If the voltage or current was reduced in a controlled manner there would also be a 
reduction in EMI due to the lower dvldt and dildt values. A convement way of accomplishing this 
is to use a resonant Inductance-Capacitance (L-C) circuit. This has led to a class of converters 
broadly termed 'resonant converters'. The use of L-C components in converters is not limited to 
the task of reducing switching losses; they may perform other functions such as switch 
commutation. 
The behaviour of switches during commutation may be described in terms of switching 
trajectories, i. e. the locus which is formed by a plot of current against voltage. The area under 
this locus gives an indication of the likely switching loss, though the tune to traverse the loop is a 
vital additional factor in deten-nining the actual loss. Figure 2.4 shows the switching trajectories 
for various types of converter switching arrangements. It can be seen how snubbers modify the 
trajectory to reduce losses Mi hard switching types. The small area under the switching locus of 
the resonant converter is characteristic of the low losses associated with this topology. 
Without snubber 'SWITCH 
urn-on 
Turn-off 
With snubber 
-0 
Zero-voltage/ 
Zero-current switc ing 
VSWITCH 
Although resonant converters have 
been known for some time [41 
widespread acceptance in variable 
speed applications did not follow. 
Thýs was due to vanous problems 
including the large number of devices 
required, and the high VA rating 
Figure 2.4 Switching Trajectories 
required for the L and C components. 
However in 1986 Divan introduced a more promising topology which addressed these problems 
I I]. The next section charts the development of resonant converters, discussing their relative 
merits mid disadvantages. 
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2.2 A REVIEW OF RESONANT CONVERTERS 
2.2.1 Classification of Resonant Converters 
1D C. ni it Resonant converters may have many different modes of operation and subtle va iations in circui 
topology. As a consequence classification is very difficult. There is no universally accepted 
system of classification, though it is helpful to apply an arbitrary system to aid comparison. In 
the following discussion of resonant converter development the classes listed below Will be used: 
i) Load Resonant Converter 
ii) High Frequency Link Converter 
iii) Resonant Switch Converter 
The converters of most interest here are the Resonant DC Link type which are members of group 
(11). Below a review of each class is presented. 
2.2.2 Load Resonant Converters 
This type of converter is most commonly used in DC/DC and DC/FEgh-frequency-AC 
conversion, though it is also possible to synthesise low-frequency AC wavefon-ns with certain 
topologies. What characterises this type of converter is the manner in which the energy flow is 
controlled; this is by varying the switching frequency of the circuit. This property means that the 
output power and output frequency are linked. As a consequence, this class of converter is 
generally lin-dted to applications where an AC output is required but where the frequency is not 
critical, or to DC/DC conversion where the AC power is rectified and filtered. A conunon 
application for load resonant converters is in induction heating where the frequency of the AC is 
not critical provided it remains within certain limits. 
In general load-resonant converters generate a high-frequency square-wave from a DC source, 
which is applied to an L-C circuit tuned approximately to the desired switching frequency. This is 
shown schematically in Figure 2.5 for a Voltage-Source Senes-Resonant Converter. The L-C 
14 
c 
vs 
R (Load) 
Figure 2.5 Schematic of a Series-Resonant 
Converter 
components, or resonant-tank, 
attenuate the unwanted harmonics of 
the square wave, allow-mg fairly 
sinusoidal voltages and currents to 
exist. 
There are many topological variations 
of the load-resonant converter. They all 
employ one of two basic approaches; the AC square-wave is applied to either a parallel or series- 
resonant circuit. Figure 2.6 shows a senes-resonant converter. In this case the load Is in series 
with the resonant components [5], although the load may be placed in parallel with the L or C to 
give the sub-class ofparallel-loaded series-resonant converter [4,6]. In [7] it is shown how such 
converters may be used in the generation of low-frequency AC. In practice the complexity of 
control or large number of devices required, make tl-iis an uncommon application. Load-resonant 
converters have the potential for loss-free switching but whether this potential is reallsed depends 
on the way in which the converter is used. For the voltage-source converters described above, two 
operating modes are possible; 
0 'Discontinuous mode' : By definition, the switching is carried out at less than the resonant 
frequency of the L-C tank. Zeros of voltage or current occur, at which point switching 
may take place so there are no sWitching losses. 
0 'Continuous mode' : This can be used above or below the resonant frequency. Either turn- 
Figure 2.6 Series-Resonant Converter 
Iý 
on or turn-off losses occur. However, due to the way the circuits operate, large loss-less 
snubbers (Le. pure U or 'C' ) may be used to virtually eliminate watching losses. 
Figure 2.7 shows a parallel-resonant circuit, typical of the type used in induction heating [8]. 
Usually the inverter is driven using thyristors and as a consequence must operate at a frequency 
above the resonant frequency of the tank, to supply the capacitive VARS to commutate the 
switchimg devices. 
I IE 
vs LR CR R (Load) 
T 
Figure 2.7 Simplified Parallel-Resonant Converter 
From this short overview it can be seen that load-resonant converters offer solutions to some of 
the problems which were identified for hard-sWitching converters, namely: 
0 Reduced sWitching losses due to zero voltage/current sWitching, and use of large, loss- 
free snubbers. 
0 Reduction in the size of reactive components due to the high frequency of operation. 
0 Medium-speed flywheel diodes may be used, due to the soft-sWitching mechamsm. 
0 Inaudible circuit operation for frequencies above l8kHz. 
0 Reduced response time due to higher frequency of switching. 
It would appear that load-resonant converters would make a suitable replacement for hard- 
switching PWM converters. Unfortunately they only partially meet the requirements and 
themselves suffer from several serious problems: 
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Although the size of some of the reactive components may be reduced, a large L-C tank 
must be introduced. This tank must be rated for very high peak currents or voltages 
(several times greater than the nominal output values). Due to the range of frequencies 
over which the circuit operates, optimisation of the tank is difficult. 
Large snubbers may need to be introduced if zero-loss switching Is to be achieved. 
0 Many of the topologies require a large number of switching devices. 
0 Control of the converters can be complex especially when synthesising low frequency 
AC. 
These factors make this type of converter unattractive for use in variable speed drive 
applications. A more suitable class of converters is described in the next section. 
2.2.3 High Frequency Link Converters 
The method of power control separates these converters from the load-resonant type. The input 
and output stages are linked by means of a resonant L-C circuit but M this case the frequency of 
operation of the link does not affect the power flow. Instead, this is achieved through modulation 
of the output stage. The exact function of the L-C components depends on the topology under 
consideration, but they are responsible for the great versatility of this family of converters. In 
various circuits they may naturally commutate switching devices, allow for zero-loss switching 
and permit power flow in either direction between AC/AC, DC/DC or AC/DC systems. The 
output stage of early High-Frequency Link (HFL) converters consisted of a cyclo-converter 
employing phase-angle control to vary the power flow. In later topologies Integral Cycle 
Modulation (ICM) was introduced whereby the switches only change state at zeros of voltage or 
current on the link. This produced a large reduction in the switching losses. Presented below is a 
brief history of the development of HFL converters beginning With the earliest phase-angle 
control type. Because of the importance of the ICM types to this work, a system of classification 
is introduced. 
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Phase-Angle Control HFL Converters 
The High Frequency Link converter was proposed by Bedford in 1973[9]. The basic converter 
circuit is shown in Figure 2.8. It consists of a high frequency SCR inverter, commutated by a 
parallel resonant L-C tank. This is connected via a transfon-ner to a network of phase-angle 
controlled cyclo-converters. The circuit is operated above the resonant frequency of the tank 
which provides the leading kVA to conunutate the thyristors. The operating frequency is vaned in 
response to the load to ensure suitable commutation conditions for the thynstors, though this does 
not alter the power flow. The family of circuits described by Befford are capable of operation 
from an AC or DC supply, and can produce variable DC, or variable voltage and frequency 
polyphase AC. 
L, =filter reactance 
vs 
HF Inverter Cyclo-converters 
Figure 2.8 Bedford's HF Link Converter 
Espelage and Bose [10] expanded on Bedford's work by describing a similar converter 
compnsing two cascaded 12 thynstor cyclo -converters separated by a parallel resonant tank. The 
tank provides commutation for both cyclo-converters. This marked the introduction of a 
luniversal' HFL converter, being able to operate from AC or DC suppli W1 ies ith four-quadrant 
capability. This topology will allow conversion to DC or to variable voltage, variable frequency 
polyphase AC. 
is 
Whilst Bedford, Espelage, and Bose were developing HEL converters for vanable-speed drive 
applications, GyugyI and Cibulka [I I] were independently developing the technology for power 
systems use. Again the converter consisted of two naturally commutated. cyclo-converters used 
'back-to-back' and connected via an L-C tank. Due to the high power mvolved, the link frequency 
was limited to around 40OHz. 
The introduction of HFL converters made available many features previously unattainable from 
high power conversion systems including: 
0 Simple commutation of thyristors. 
0 Inherent four-quadrant capability. 
0 Independent control of real and reactive power flow. 
0 Generation of higher frequencies on the output compared to the input, which was 
previously not possible using single-stage cyclo-converters. 
The FIFL converters were clearly a major step forward in power conversion. However, a serious 
drawback was the high stresses which the switching devices experienced due to the phase-angle 
control. Development of a new family of converters addressed this problem. These converters 
employed 'Integral Cycle Modulation', wherein the voltage across the switches, or current through 
them is periodically brought to zero. The switches are constrained to switch only under these 
conditions, to reduce the switching stress to very low values. The next section analyses the 
development, and classification of this type of converter. 
Integral Cycle Modulation 
This type of converter may be classified according to the fon-n of the voltage or current waveform 
on the link. In the so-called AC-resonant types the link waveform oscillates symmetncally about 
zero, in the DC-resonant types the waveforin pulsates, reaching zero without passing through it. 
These two groups may be sub-divided into series and parallel types depending on the form of the 
link. [12,13] T'his also determines whether the circuit operates as a current source, or voltage 
source. In summary the groupings may be presented as follows: 
19 
AC Resonant 
0 Senes-resonant AC current-link 
Parallel-resonant AC voltage-link 
DC Resonant 
0 Series-resonant DC current-link 
0 Parallel-resonant DC voltage-link 
Series-resonant AC Current Link Converters 
The use of series-resonant circuits in DC/DC converters has been well established for some time. 
[14] In 1981 Schwarz [15] expanded their application by Mcluslon in the first 'universal' Integral 
Cycle Modulation converter. Unfortunately the circuit involved a complex magnetic design which 
limited its application. Other more suitable circuits have been described in the literature. [16,17] 
The basic topology of such converters is shown in Figure 2.9. Energy is transferred from the 
source to the load via the L-C link. The current in the link oscillates sinusoidally about zero, 
transferring pulses of current through the resonant components. The output stage distributes these 
pulses to the load in a manner which synthesises the required current waveshape. This synthesis 
is shown in Figure 2.10. An important advantage of this circuit is the current zeros which exist on 
the link. This allows the use of thyristors rather than force-conunutated devices sMce the 
conditions for natural commutation are inherently present. The reversal of the link current 
necessitates bi-directionally conducting switches which may be implemented using inverse- 
parallel thynstors. 
lHF AA 
LF 
Cr 
-r 
3-phase 
load 
Figure 2.9 Series-Resonant AC Current Link Converter 
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Figure 2.10 Synthesis of Low Frequency A. C. 
Parallel-Resonant AC Voltage Link Converters 
The first converter of this type was proposed in 1986 by Sood and Lipo. [18,19] It may be 
thought of as the circuit dual of the series-resonant AC converter. In this circuit it is pulses of 
voltage that are transmitted via the link rather than pulses of current. Figure 2.11 shows the basic 
topology of such a converter. It can be seen that the shape of the system waveforms is the same 
as those for the series-resonant link converter in Figure 2.9 except that they refer to voltage rather 
than to current. The output wavefon-ns are synthesised in a similar manner. Because there are 
only zeros of voltage on the link and not zeros of current it is necessary to use force-commutated 
switches. The switches must also be bi-directionally blocking due to the AC voltage. 
VHF 
ýv 
LF 
3-Phase 
Lr Cr Load 
Figure 2.11 Parallel-Resonant AC Voltage Link Converter 
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Parallel-Resonant DC Voltage Link Converters 
A major drawback with AC-resonant circuits is the necessity for the switches to be bi-directional 
blocking and/or conducting. Since there is no single deVice capable of achieving this, the sWItches 
must be synthesised using a combination of uni-directional devices. This adds to the overall 
complexity and as a consequence increases cost whilst reducing reliability. An elegant solution to 
this problem was proposed by Divan[l] in 1986. He suggested a circuit in which the oscillating 
link voltage is biased with a DC value such that it pulsates, reaching zero but vAthout becoming 
negative. Since the link voltage polarity is uni-directional single transistors, or GTOs may be 
used as switches. One possible configuration is shown in Figure 2.12(a). This circuit has many 
similarities to the parallel-resonant AC link converter shown in Figure 2.11. The main difference 
being the addition of a DC offset capacitor, CO. This biases the link voltage to ensure it does not 
become negative. This allows uni-directionally blocking switches to be used. Figure 2.12(b) 
shows a different embodiment. Because of the DC supply, the link bias is an inherent property of 
the circuit, which negates the use of CO. A potential problem with this circuit is the high voltage 
which is applied to the switching devices, which may be well over twice the supply voltage. This 
increases the cost of the converter, or may make its use unfeasible in certain applications. A 
solution to this problem is clamping which is described in more detail below. 
Lr 
c 3-phase r load 
c 
OT 
(a) 3-(D to 3-(D Resonant DC Link 
Lr 
vs c 3-phase 
r load 
(b) DC to 3-(D Resonant DC Link 
Figure 2.12 Resonant DC Voltage Link Converters 
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Series-Resonant DC Current Link Converter 
The series-resonant DC current link converter is the circuit dual of the parallel resonant DC link 
converter. In this circuit it is the link current which experiences a DC bias rather than the 
voltage. This topology was proposed by Murai and Lipo in 1988 and is shown in Figure 2.13. 
[20] The current bias is achieved by means of inductance, LO. Because the current flow is 
unidirectional, the switches need no inverse parallel diode. Also because of the current zeros the 
conditions exist for commutation of thyristors which is a key advantage due to their low cost, 
ruggedness, and high current carrying capability. In conunon with the Resonant DC Voltage Link 
Converter this circuit suffers a slight disadvantage due to the action of the resonant components. 
This leads to the peak current in the sWitches being very much higher than the supply currents. 
This may not be a serious drawback though since thynstors are available with very high peak 
current capabilities at modest cost. However clamping arrangements are possible to restrict the 
peak current requirement. 
'HF 
Cr Lr 
11 
- 
'LF 
Lo 
Figure 2.13 Series-Resonant DC Current Link 
Clamping of Resonant Link Converters 
The fact that the voltage across the switches of a Parallel Resonant DC Link Inverter reaches 
twice the supply voltage is a severe limitation. The result of this is that the RMS output of such 
converters is roughly half that of fixed link converters with equivalently rated devices. This 
problem may be alleviated by the use of voltage or current limiting arrangements known as 
clamping. The application of clamps was first discussed by Divan and Skibinski [2]. They 
proposed several schemes, the simplest being a passive clamp involving a transformer, which 
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limits switch stress to 2.5 times the supply voltage (Vs). This is shown in Figure 2.14(a). This 
circuit has low levels of dvldt and dildt, and consequently generates low levels of Electromagnetic 
Interference (EMI). Additionally it is simple and rugged. However the clamping level of 2.5V is s 
onerous for the switching devices and common application may not be seen until higher voltage 
devices become "ridely available. A more suitable clamping arrangement for currently available 
devices is shown in Figure 2.14(b). This limits voltage excursions to 1.2-1.4Vs giving switch 
voltage-blocking requirements comparable with hard svAtching converters. The disadvantages 
associated with this circuit are increased complexity, higher EMI due to the rapid switching of the 
clamp device, and increased complexity of control. However this topology allows more flexibility 
in the control of the resonant circuit and can lead to sigmficant improvements in circuit operation 
as described by Divan et al. [2 1] The circuit of Figure 2.14(b) is referred to as a boost clamp. A 
similar embodiment is the buck clamp[2], shown in Figure 2.14(c). fn this circuit the peak voltage 
across the switches is clamped at Vs, This may be attractive in high voltage applications, 
however the average link voltage is less than Vs which might be considered unacceptable in terms 
of supply voltage utilisation. Lai and Bose [22] adopted a novel approach to voltage limitation by 
predicting the resonant inductor current before each resonant cycle. This allows presetting of the 
current to prevent voltage overshoot. By this method the voltage is clamped to 2Vs. However an 
overall improvement in system performance was claimed. Smit et al [36] subsequently argued 
that optin-ýsation of the resonant components could be used as a means of minimising the voltage 
overshoot, making clamping unnecessary. This would require the devices having a large voltage- 
withstand capability for reliable operation. 
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Figure 2.14 Clamped Resonant DC Link Converters 
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Similarly, clamping may also be used in series-resonant DC link converters to contain the current 
overshoots. This was investigated by Murai and Lipo [20]. Clampmg was achieved by connecting 
a thyristor across the link capacitance, and about 10% of the inductance to divert the peak 
resonant current from the switches. 
2.2.4 Resonant Switch Converters 
There are many topologies which fall into this class. They are characterised by having periods of 
non-resonant operation interspersed with resonant behaviour. The resonance is used to shape the 
switch voltage and current at the moment of commutation to achieve zero-voltage or zero-current 
switching. Included in this class are converters referred to as resonant-pole, pseudo-resonant, 
resonant-transition, or quasi-resonant mode. Because of the subtlety of the differences between 
topologies, no attempt will be made to assign sub-classes to these converters. Instead the general 
properties will be discussed, and an example of a resonant-switch converter given. 
The manner of avoiding switching loss in resonant-switch converters is basically the same as that 
used in the other classes of resonant converters seen above. However, the resonant process is 
engaged as and when required rather than involving contInUal resonance. This means that switch 
commutation may take place at almost any desired interval in time (subject to a minimum time 
between successive switchings). This is an important advantage since it allows conventional 
PWM strategies to be applied, giving a better control over hannonics than is available using High 
Frequency Link, or Load-Resonant types. Despite this significant advantage, a major drawback 
of this type of converter is the high component count, or large current overshoots which occur. 
[2,21,23] Despite this, the topologies are suitable for high power use and may become more 
prevalent as devices and passive components improve. 
Figure 2.15(a) shows the basic form of a resonant switch (or pole). [23] Each switching device 
has a resonant capacitor Cr in parallel with it. The output of the pole is via inductance Lr which 
provides the conditions for resonance. When current is flowing through one of the switching 
devices, TI or T2 it is possible to turn the device off with very IoNv losses since the rate of rise of 
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ers to both resonant voltage is slowed by the resonant capacitor. The switch current transf 
capacitors causing the pole voltage to resonate to the opposite rall voltage. Once this rail voltage 
has been reached the opposite diode (D2 or D 1) begins to conduct, clampmg the pole output 
voltage. The opposite switch (T2 or T I) may then turn on without loss since its parallel diode is 
conducting. A smiilar process occurs when this switch is turned off. Figure 2.15(b) shows the 
voltage and current waveforrns for the resonant pole. It can be seen that the sMtch voltage is 
clamped at the supply voltage. However due to the resonant effect, the peak current stress on the 
switches is higher than for the equivalently rated hard switching inverter. In a3 -phase inverter the 
resonant components must be replicated in each pole, which makes the overall component count 
rather high. 
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Figure 2.15 A Resonant Pole 
2.2.5 Summary of Resonant Converter Classification 
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Figure 2.16 Summary of Resonant Converter Classification 
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2.3 ELECTROMAGNETIC COMPATIBILITY IN RAILWAY 
EQUIPMENT 
2.3.1 Introduction 
The special needs of electrical equipment supplied for use on railways provided the impetus for 
the work described in this thesis, though the findings are applicable in many other areas. In this 
section the problem of Electromagnetic Compatibility is reviewed which is of particular 
importance in the rail traction field due to the co-existence of high power converters and relatively 
low-power signalling and communications equipment. To prevent collisions on railway systems it 
is of vital importance that the signalling system detects which sections of track are occupied by 
vehicles. A failure to do this accurately could cause the loss of many lives and/or a large amount 
of expensive equipment. Clearly to ensure safe operation, vehicles on the railway and the power 
supplies feeding them must not interfere with the signalling process. A similar problem exists 
with communication equipment. Interference by vehicles and power supplies can lead to excessive 
noise on voice circuits, corruption of data, or even present an electric shock hazard to 
mamtenance workers. [24] 
With regard to signalling interference, 'traditional' electric traction vehicles generate well-defined 
harmonic characteristics which are fairly easy to integrate into the signalling system. [25] 
However with the advent of three-phase drives, the potential exists for any frequency to be 
generated by the vehicle which presents the danger of interference with the signalling system. 
Although it is possible to make signalling systems which are immune to the effects of han-nonic 
pollution, for reasons of cost effectiveness drives must be manufactured which are capable of safe 
operation over existing non-immune systems. As a consequence careful design is required to limit 
to predetermined levels, harmonics at frequencies which may mterfere with signals. Measures 
may also need to be taken to control the amount of noise which is introduced into communication 
systems. The mechanisms of signalling interference, and the means for avoiding it are discussed 
below. 
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2.3.2 Review of Signalling Systems and Interference Mechanisms 
The most common means by which trams are located is by the use of track circuits. These consist 
of a transmitter which connects between the two running rails at one end of a section, and a 
receiver which detects the signal at the other end. When no vehicle is present the receiver is 
energised by the transnutter's signal. When a vehicle enters the section its axles short the ninning 
rails together which prevents the signal from reaching the detector. The detector de-energises as a 
result of this. Conventional track circuits operate at one particular frequency, or band of 
frequencies, which vary from system to system. The potential exists however, for a source other 
than the transmitter to generate an in-band signal which the detector cannot distinguish from the 
genuine signal. This is a particular concern in electrified railways where the power supply and 
vehicles are prolific harmonic generators. The track circuit may be falsely energised by in-band 
han-nonics which leads to a wrong-side failure. This is an extremely dangerous situation since a 
section which may be occupied by a vehicle is flagged as being empty. Thus a collision between 
two vehicles is possible. Another possibility is that of a right-side failure. This is where a track 
circuit is falsely de-energised by an interference source. This is not dangerous, despite being 
highly undesirable from an operations point of view. The bandwidth of the signalling system is 
selected to avoid frequencies which are inherently present in the supply system. For example in 
DC supplied railways a 50Hz signalling system may be used. In AC supplied railways DC or 
831/311z may be used, though there are many other possibilities. Interference in signalling and 
communication circuits may be classified by the way In which the interference source couples 
with the circuit. These coupling mechanisms are described in more detail below. 
2.3.2(i) Conductive Coupling 
This occurs where two circuits share a conunon conductor either by design, or due to return 
currents flowing in the ground. This is a significant effect in single-rail track circuits as shown in 
Figure 2.17, and double-rail track circuits as shown in Figure 2.18. The single-rail track circuit 
is coinnionly used in the vicinity of points and crossings where it is easier to acconunodate than 
the double-rail type. In this system one rail contains insulated joints which define the section ends, 
the other is a continuous conductor which constitutes the return path for the traction current. The 
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voltage drop which this return current develops appears in the track circuit loop an is a potential 
source of signalling interference. If the impedance per unit length of track is Z, the voltage drop 
between signal rail and return current rail for a component of return current having angular 
frequency 'co' is given by: VOCO) : '- ZOCO) 
*1* IT 06)) 
, where T is the distance from the 
receiver to the vehicle. If there is a broken (i. e. electrically disconnected) rail the return current 
may take a more tortuous path which mcreases the value of T and also the magnitude of the 
interfenng signal. 
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(D 
w 
> Return Current 
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Figure 2.17 Single-Rail Track Circuit 
Figure 2.18 shows a double-rail track circuit. These are used extensively in plain areas of track. 
The section ends are defined by insulated gaps in both running rails. Impedance bonds provide 
continuity for the traction return current, but present a fairly high unpedance to the track circuit 
signal which is at a relatively high frequency. If the return current is divided equally between the 
rails there is no disturbing voltage applied to the track circuit receiver. However imbalance may 
be caused due to a broken rail, or by the close proximity of another conductor, such as the 3rd 
rail power supply conductor in a 750V DC system. The disturbing voltage, VOO)) is defined by; 
ý70CO) :::::: ZOO) *I*(, I 
OCO) 
- 
12 00)) 
where I is the distance from the vehicle to the receiver. 
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Figure 2.18 Double Rail Track Circuit 
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Heavy, expensive impedance bonds, and rail electrical discontinuities can be avoided by using 
j. 01 . ntless track circuits. This system exploits the inherent longitudinal impedance of the running 
rails to define the sections. A typical arrangement is shown in Figure 2.19. The transnutter 
develops a resonant current in the tuned circuit at the feed end. A small proportion of this current 
flows m- to the main section. At the receiving end a short circuit marks the end of the section, 
whilst a further tuned area enables the track circuit signal voltage to be detected. To avoid cross- 
talk between sections, different operating frequencies are used. Early jointless track circuit 
systems were 'carrier-only' and thus susceptible to interference. An imbalance in traction return 
current between the running rails constitutes a source of interference in this system, as with the 
double-rail track circuits described above. Later systems employed modulation of the carrier to 
make them more immune to Interference. 
Tuned Main Section Tuned Area Area 
Short- Short- 
Circuit Circuit 
c Feed 
Receiver 
Figure 2.19 Jointless Track Circuit 
2.3.2(ii) Capacitive Coupling 
H. V Circuit 
I 
T L. V Circuit I 
T 
Figure 2.20 Capacitive Coupling 
This mechanism of coupling occurs where there are tu-ne 
varying voltages and is more sign-ificant where the value 
of dvldt is high. As a consequence, high voltage power 
supply cables and inverter or chopper equipment can 
introduce M*terference Mito high impedance signallMig and 
com-munication systems by this route. Figure 2.20 
demonstrates the capacitive path which the interfering 
signal takes. 
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2.3.2(iii) Inductive Coupling 
Inductive coupling effects mamfest themselves in various ways, but are all due to time variations 
in current. The most important mechanisms are: 
0 Direct induction by under-car mounted equipment 
Mutual induction between parallel but earth-isolated circuits. 
0 Mutual induction between parallel circuits which are referenced to ground. 
'1*- 
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I 
Power Return Via Earth 
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Figure 2.21 Mutual Inductance; Earthed Circuits 
Inductive effects are an important issue 
where mains frequency signalling is 
used due to the potential for interference 
fTom nearby power cables. Induction 
between circuits connected to ground is 
a particular problem M railway systems 
due to the practical difficulties of 
preventing the traction return current 
from entering the ground especially 
where the track ballast is wet and 
conductive. The result of having traction current flowing in the ground is to create a very large 
induction loop between traction power supply conductors, and other circuits connected to ground. 
This applies especially to telephone circuits which are referenced to ground, and constitutes the 
main source of interference in such systems. Figure 2.21 represents this situation. The interfering 
voltage induced in the telephone circuit is shown as a lumped source. 
2.3.3 Mitigation of Interference Effects 
In the previous section it was explained how interference sources can couple with low-voltage 
signalling and communication circuits. For safe and reliable railway system operation to take 
place, interference effects such as these must be prevented, or at least attenuated. This may be 
done in two Nvays-. 
0 The source of interference can itself be controlled 
* The signalling and communication systems can be made less susceptible to interference 
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Considering the first point, there are two sources of harmonics; [26] either the power supply 
system, or on-vehicle power conversion equipment. However there is some interaction between 
these two mechanisms as explained in section 2.3.3(111). The effects of power conversion 
equipment are the most relevant to the work described in this thesis, but for completeness other 
Ir'. 
key signalling interference avoidance techniques will be briefly outlined below. 
2.3.3(i) Power Supply Effects 
In section 2.3.2(iii) it was seen how earth currents can cause problems due to inductive coupling 
with communication circuits. This effect may be reduced by restricting the amount of traction 
return current which flows via the ground. This cannot in practice be effectively achieved by 
insulation due to the exposed nature of the running rails. However current transformers, or 
autotransfon, ners may be used to force a balance between the current in the feed conductor and 
return conductor or running rails. [271 By constraining the return current to flow in a conductor 
or the running rails, the induction loop is reduced, which reduces the problem of Mterference. In 
practice magnetising current is required by the transformers and the current containment is not 
perfect as a consequence. 
2.3.3 (ii) Reduction of Signalling Susceptibility to Interference 
Communication and signalling systems may be made more immune to interference effects by the 
use of screening. To implement this, a conducting structure or sheath is placed around the signal- 
carrying conductors. Frequent connections are then made from the sheath to ground. Clearly this 
is not an option for the long exposed stretches of running rail which also carry signals. This 
problem is tackled in modem signalling systems where the transmitter may code its output. This 
is usually done by modulation of the carrier. Amplitude Modulation, Frequency Modulation, or 
Frequency Shift Keying (FSK) may be used. With FSK transmission the signal can be in the form 
of a digital message. The advantage of coding is that it reduces the probability of a potential 
interference source from producing a signal which may be mistaken for a genuine track-circuit 
signal. The more complex the coding the less likely it is that interference will take place. Indeed 
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such systems are termed traction immune because of the extremely low probability of disturbance 
by extemal sources. 
2.3.3(iii) Preventing Inverter Drives from Interfering with the 
Signalling System 
Although traction immune systems are available, replacement of complete existing systems is an 
extremely expensive undertaking. As a consequence it is cost effective to ensure that new vehicles 
can operate safely with existing signals. Compatibility can be achieved by careful design of the 
vehicle power conversion equipment. Potential interference sources which have their origin in the 
power supply system are of interest to vehicle equipment designers, as well as those generated by 
the converters themselves. The reason for this is that the input impedance of the converter 
determines the magnitude of the interfering current which flows. If it can be verified that the 
power supply is inherently incapable of generating harmonics at signalling frequencies then it 
may not be necessary to consider the input impedance. 
The harmonic currents which the converter generates are ultimately determined by the output of 
that converter. This in turn is a function of the modulation strategy. As a consequence, selection 
of the modulation strategy is pivotal in ensuring signalling compatibility [30]. It is possible, 
through appropriate modulation of the inverter to achieve harmonic elimination [3 1] whereby 
specific hannomcs may be removed from the output spectrum, which leads to hannomc 
elimination on the input side also. However, due to the modulation process which takes place, two 
harmonics must be eliminated from the output side to eliminate one han-nonic from the input. 
HarmoMcs at frequencies above the nominal operating frequency of the converter cannot be 
eliminated, but may be minimised if necessary. If there is a risk of signalling interference by these 
high frequency hannonics, filters may be employed. In some cases it is sufficient to employ a 
han-nonic minimisation strategy for the entire frequency range, rather than attempt harmonic 
elimination. Sufficient filtering must be provided however, to limit in-band harmonics. This 
arrangement is particularly suited to AC supplied systems where the front-end converter and 
transfon-ner provide attenuation. In an ideal harmonic elimination scheme, the inverter would be 
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perfectly symmetrical. In practice this is not the case due to parameter variation between 
components, both passive and active. The result of this is the emergence of othenvise eliminated 
han-nofflcs. Non-nally this should not be a problem, but partial inverter failure could lead to 
serious magnification of this effect, allowing signalling interference to occur. To prevent this 
situation ansing, it is common practice to install fail-safe monitors which shut-down the converter 
if han-nonics at signalling frequencies exceed a certain lin-iit. 
Figure 2.22 demonstrates features of an output waveform used to achieve the harmonic 
elinunation process in a hard-switched inverter. When using V chops per half cycle, V 
han-nonics may be eliminated from the spectnu-n. In the figure, m is 2. This allows m/2 han-nonics 
to be eliminated from the input side. The width and position of the chops detennines which 
han-nonics are eliminated, and are also responsible for controllmg the amplitude of the 
fundamental. 
First half-cycle 
First Chop Second Second half-cycle 
Chop 
Figure 2.22 Harmonic Elimination PWM with m=2 
2.3.4 Quantifying Interference 
To allow evaluation of the effects of interference currents on conununication circuits, a parameter 
known as the psophometric current is used. This 'current' is calculated by suiTming the harmonic 
currents flowing into a converter, weighted in such a manner that reflects the level of interference 
perceived by humans. Psophometric current, Ip is defined by: 
P 
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is the amplitude of the nth harmonic of the current waveform, wn is its weighting factor. 'Me n 
weighting factors normally used are those advised by the International Telegraph & Telephone 
Consultative Comnuttee (CCITT) in their recommendation No. 041. Figure 2.23 shows the 
CCITT psophometnc weighting curve. 
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Figure 2.23 CCITT Psophometric Weighting Curve 
The acceptable levels of interference vary greatly from one railway administration to another, and 
this must be taken into account during the converter design phase. In the case of British Rail the 
levels are established by a specification known as BR1914. [32] A vehicle which complies fully 
with BR 1914 can operate safely (from a signalling point of view) over any section of British Rail 
track. This is however, an extremely onerous requirement since the specification covers all types 
of track circuit in existence on BF, and at their most sensitive set-up. If a vehicle is restncted to 
particular routes then due to the reduced number of signalling systems encountered, it may not be 
necessary to comply fully with BR1914. This reduces the design complexity and expense of the 
vehicle concerned, but does restnct the vehicles flexibility and could have far-reaching 
implications for its use in the future. 
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BR1914 includes interference levels for hannonics generated by the vehicle or power supply, 
direct radiated emissions, input impedance and psophometric current. Compliance vvith the 
specification must be proven before a vehicle is accepted for use on BR tracks. It is not possible 
to build a system which can be mathematically proven to never fail and in understanding this, 
British Rail require proof that no more than one undetected failure shall occur in 5.109 hours. 
2.4 CHAPTER SUMMARY 
Switching loss In 'conventional' converters is caused by the simultaneous application of high 
values of current and voltage which occurs during the period of switch commutation. This forces 
a severe restriction on the switching frequency, and causes other problems such as EMI. By 
arranging for the current or voltage to periodically become zero, it is possible to commutate the 
switches whilst incurring very low switching losses. The most common means of achieving this is 
by the use of L-C components. This charactenses a family of converters known as 'resonant 
converters'. Though there are various topologies, many suffer from the drawbacks of having large 
L-C components or a high device count. One notable exception is the Resonant DC link Inverter. 
Due to its promising capabilities this topology was made the subject of further study, which is 
descnbed m this thesis. 
When designmg power converters for use in the rail traction environment, it is necessary to take 
account of the effects of interference to ensure that the converter does not prevent the correct 
operation of the signalling systems or introduce noise or data loss into communication circuits. 
This requires restrictions to be placed on harmonics generated by converters. The acceptable 
levels for hannonic generation on British Rail are laid down in the specification BR1914. To 
allow development of secure systems such as this, it is advantageous to be able to simulate the 
converter in question. This forms the subject of the next chapter, With a particular emphasis on 
simulation of the Resonant DC Link Inverter. 
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Chapter 3 
Frequency-Domain Modelling and Simulation of Resonant 
DC Link Converters 
3.1 THE SIMULATION PROGRAM 
3.1.1 Introduction 
To efficiently develop converter topologies and modulation strategies, it is highly desirable to be 
able to model and simulate the system in question. Simulation may be done using a time-domain 
method [33], by a frequency-domain method [34], or by a combination of both. The advantages 
and disadvantages of time and frequency domain methods are outlined below [35,38]: 
Time Domain 
Advantages: 
0 Allows the transient response of a system to be modelled 
Disadvantages: 
The timesteps taken by the simulation must be small if quantisation errors are to 
be avoided. This can lead to long simulation run-tiMes. This may be a particular 
problem when using commercial simulation packages, such as Mentor Graphics' 
'AccusIM' where the step size is chosen automatically. In the presence of fast 
switchmg edges the timestep may be reduced to very small values to attempt to 
maintain a certain calculation accuracy. The run-tiMe then becomes extremely 
extended, and in extreme cases the program may stop with an error. 
0 To establish steady state conditions the simulation may have to be run over many 
cycles. This further increases simulation time. The inclusion in the circuit of 
large filter components with long time constants further exacerbates this 
problem. 
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9 It is often desirable to incorporate the effects of the switching times of 
semiconductor devices to give a realistic impression of converter behaviour. 
However to do this accurately demands very short timesteps, and as a 
consequence devices must be treated simply as ideal switches with zero 
conunutation time. 
Frequency Domain 
Advantages: 
Computation time is very short compared to time domain methods. 
0 Due to the rapid computation, complex effects such as device switching time 
may be incorporated. 
Disadvantages: 
0 Does not allow transient response to be calculated. 
In many cases the necessity to simulate the transient response will dictate the use of time domain 
methods. However, vary large savings in computation time can be made if only the steady state 
response is needed. The work described in this thesis involves the preliminary investigation of 
modulation strategies, for which steady-state analysis is perfectly adequate. The remainder of this 
section describes the development of a frequency domain simulation program which was 
developed for the purposes of testing modulation strategies for Resonant DC Link Inverters. 
3.1.2 The Resonant DC Link Inverter 
The specific circuit topology which was modelled and simulated was the Actively Clamped 
Resonant DC Link Inverter (ACRDLI) as depicted in Figure 3.1 (a), although the prMciples 
demonstrated could be applied to many other types of converter. In the circuit shown, the clamp 
switch, Tc, is controlled in such a manner which causes the link voltage to resonate down to zero 
volts under the influence of the resonant components Lr and Cr. In the no-load case this results in 
a pulsating link voltage, which is clamped to prevent it rising above a given value as shown in 
Figure 3.1 (b) . 
The operation of the resonant circuit is explained in more detail below: 
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Figure 3.1 Actively Clamped RDCLI and Link Voltage Waveform 
Let the voltage on the clamp capacitor, be (k-I)V where k is typically 1.2-1.8. V is Cclamp DC, DC 
the DC supply voltage. 
Assume that initially the link voltage, VIInk is fising. When VIink reaches kVDC the diode 
Dc forward biases, clamping the link voltage and causirig the resonant current to flow 
onto Cclainp- 
0 The clamp switch may then be turned on without loss because the voltage across it is 
clamped at the forward voltage of Dc* 
0 The voltage on the clamp capacitor eventually causes the resonant current to reverse 
direction and flow back through clamp switch, Tc and Lr.. 
The current is allowed to increase in Lr until it reaches a value which is sufficient to 
cause the link voltage to resonate down to zero during the next resonant cycle. At this 
point T is tumed off. c 
0 The link voltage resonates down to zero, and the process subsequently repeats. 
Wien the link voltage is at zero the switches of the 
output stage may change state without incurring any 
switching losses, and are constrained to switch at 
these points as a consequence. Tllus the output of 
such converters consists of a series of discrete pulses, 
selected from the link voltage wavefomi. Consider the 
Figure 3.2 Phase Voltage 
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phase voltage of an inverter leg, i. e. the voltage between an output tenninal and a notional mid- 
point on the DC supply (GND). This voltage wavefort'n cOmPnses positive and negative pulses, 
each having an amplitude half that of the link wavefonn. The phase voltage is shown in Figure 
3.2, which also demonstrates how the pulses are selected in order to synthesise a given output 
wave shape. 
3.1.3 System Models 
In the next section the structure of the simulation program is discussed. In preparation for this, 
the mathematical models employed m the simulation are described below. 
The first task in the simulation of the converter is to derive the harmonic spectrum of the pole 
voltage wavefon-n to allow the phase currents to be calculated. When simulatmg 'conventional' 
hard-switching converters it is fairly easy to write a mathematical expression for the harmonic 
spectrum [35,37]. However in the case of the RDCLI, due to the complex shape of the pole- 
voltage waveform and its dependence on the instantaneous value of phase current, the spectrum is 
considerably more complex. As will be seen in the next chapter, it is possible to write an 
expression for the spectrum if simplifyirýg assumptions are made. Alternatively the pole voltage 
may be simulated in the time domain and its spectrum obtained by the use of Fourier analysis. 
This method was adopted for the simulation, to afford as accurate results as possible. An 
approXimate value of phase current is used to reflect its effect on the resonant circuit. This is 
explained in more detail in the next section. 
The RDCLI may be represented by the simplified circuit depicted in Figure 3.3(a), where Ix 
represents the current flowing into the output stage of the converter. Ix is assumed to remain 
constant throughout each resonant cycle which is a reasonable assumption where the. time constant 
of the load is long compared with the period of resonance. This is the case where 
the load is an induction machine. The shape of the voltage waveform, on the resonant capacitor 
(vc) is shown in Figure 3.4. It may be considered as consisting of 4 modes, which have been 
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Figure 3.3 RDCLI Simplified circuit representations 
indicated as A, B, C, and D. The equations describing the current (I I 'L) in the resonant 
and the voltage (vc) are described below for each mode: 
MODE A 
During this mode the resonant converter may be represented by the circuit shown in Figure 
3.3(b), assuming that the resistance of the components is negligible. The equations for this circuit 
may be written as follows: 
VDC =VL+ vc (3.1) 
1 
vc - -ýr- 
f 
icdt (3.2) 
VL Lr 
diL 
(3.3) 
dt 
iL Ix +ic (3.4) 
Figure 3.4 RDCLI Link Voltage Waveform 
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Using Laplace Transfon-ns yields; 
Vc = Vc (I - coý 0)ýt)) +I 
(ILO-I., )sin(ct)ot) 
CO 0 C, 
Where 'LO is the inductor current at the start of Mode A, and wo =I v C-1 L-1 
(3.5) 
also, 
iL=: IX(I - c04coot» +1L 0 
VDCsin (coot) + ILO Coý Coot) (3.6) 
MODE B 
Mode B begins when the clainp diode forward biases causing the resonant current to flow onto 
the clamping capacitor, This occurs when vc = WD, During this mode it is assumed that the 
voltage change on the clamping capacitor is small, thus the voltage on Cr remains practically 
constant and the current flowing onto it may be neglected as a consequence. The circuit may then 
be represented by that shown in Figure 3.3(c). Further, it is assumed that at the start of Mode B 
the voltage on the clamp capacitor is always (k - 1)VDc, where k is a constant. This would be 
achieved in practice by using an auXiliary supply to keep the capacitor charged. During this 
mode: 
t+T 
'4 
LAO 
fTA 
Vclamp 
Ll (3.7) 
where I is the current in L at the end of Mode A, T is the time at the end of Mode A, t is the LAO rA 
,,,,. p is 
the value of vc during Mode B. elapsed time from the start of Mode A, v. 
Vclamp :::::: (k - 1) V, 
1 
('L - X) * 
dt - 
fT, ' 
Cdamp 
(3.8) 
Mode B ends when 1L reaches a value which will ensure that vC will reach zero during the next 
period of resonance. At this point the clamp switch opens and the circuit may once more be 
represented by the topology shown in Figure 3.3(b). Suppose that at the end of Mode B (i. e. at 
the start of Mode Q the current in L is I and the voltage on C is given by V SiMilarly to r LCO, r CCO 
the derivation of equation 
1ý =V '0' -- ý' LCO -i sinýwoi) c DC 
V CCO -V DC 9ý (001 
(Voc, (3.9) 
This may be written in the forml 
ly +A. coý o) t- (D c DC 0 (3.10) 
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where; 
(c _V 
1 
_, 
)2 
VC 0 DC)2 
+ 
2C2 
(ILCO 
x 
0) r 0 
(I 
LCO - 
IX) 
COOC, 
and (D = tan VCCO - VDC (3.12) 
Because co'o -I and V= kVDc, then (3.11) may be wntten as; L, C, Cco 
v2 (k - 1) 
2+Lr2 (ILCO 
- IX) (3.13) 
By inspection of equation (3.10), the condition for vC to just reach zero is that A=VDC- 'n'US, 
equating (3.11) to VDc and rearranging gives; 
v 
DC ILCO = IX - ZO (3.14) 
where ZO =L Equation (3.14) gives the condition for the clamp switch to be opened such 
r-, 
ýrrr- - 
that the voltage on Cr will resonate down to zero. In practice some note may need to be taken of 
the resistance of the resonant circuit, to account for losses. 
MODE C 
Mode C con-imences when the clamp switch has been opened. The circuit topology during this 
mode is shown in Figure 3.3(b). The voltage on C, is given by (3.9), and similarly, 
1. L= 
IX +(ILCO -X 
)Co ý0)01) I 
- (v -V,,, ))sln((t), )t) 
0 
Lr DC (3.15) 
MODE D 
When the voltage on Cr reaches zero, the condItIons exIst for lossless swItchIng. The output stage 
is switched to a new configuration in accordance with the modulation strategy. This imposes an 
abrupt change on Ix, and it is this change which deten-nines the fon-n of Mode D. If Ix changes 
such that 1L is greater than Ix then Cr begins to charge immediately. This constitutes the start of 
the next cycle and Mode D ends. Alternatively Ix may change such that it is greater at that instant 
than the value of 'L- In this case Cr cannot charge until IL has been increased by the voltage on 
the clampmg capacitor, and is equal to Ix. If this occurs then the voltage on Cr remains 
practically zero whilst Ii increasing. This constitutes Mode D, which ends when vC begins to LS 
rise. At this point Mode A commences, whereupon the resonant cycle repeats as above. 
For the purposes of this simulation the load on the converter was assumed to be a 3-wire star- 
connected induction machine. This could easily be modified to, say, a delta connected machine or 
simple RC load with some minor changes to the program. The underlying principles for the 
simulation would remain the same. The transformer equivalent circuit of the induction motor was 
used as shown in Figure 3.5. 
The fundamental slip, (s) is given by; S= 
Ns 
Ns 
N, 
(3.16) 
where N is the speed of the stator field, and N is the speed of the rotor. The han-nonics of sr 
the fundamental fall into the categories of positive and negative sequence components. For the 
nth positive sequence harmonic (n=7,13,19..... ) the slip sn is given by: 
phn 
Ls Rs Lr 
bý -Y ---------- (ý rv, "ý 12n 13n 11 
n 
v 
phn L 
rR, 
Rýs mn 
Figure 3.5 Equivalent circuit for one phase of a 3-phase induction machine 
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nNs - Nr sn=. 
nN, (3.17) 
Rearranging, and substituting from (3.16) gives [34]-. 
+s 
SUnilarly for the negative sequence (n=5,11,17): 
n+l-s 
s= 
Inn 
3.1.4 Calculation of Phase Current 
The simulation program must be provided with data describing the modulation pattern of the 
output stage of the converter. The modulation pattern also determmes the amplitude of the 
fundamental component of the generated wavefon-n. Using this nominal fundamental value, it is 
possible to calculate an approximate value for the fundamental component of the phase current. 
This allows an approximate value of link current to be calculated for any instant in time. nis is 
important since it constitutes the value 'Ix' in the equations (3.5) to (3.15) in section 3.1.3. These 
equations are used to simulate the resonant capacitor voltage (vc). Figure 3.6 shows a fragment 
Figure 3.6 Simulated Link Voltage Waveform 
4-5 
of the link voltage waveform obtained fTom such a simulation. 
The phase voltage wavefonn is constructed by selecting pulses from the link voltage waveform in 
Figure 3.7(a) Phase Voltage Waveform 
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Figure 3.7(b) Harmonic Spectrum of Phase Voltage Waveform 
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such a way that they appear at the pole as either positive or negative pulses with half the 
amplitude of the link waveform. The modulation pattern controls the position and number of each 
polarity of pulse, thus effecting control over the fundamental amplitude and harmonic content of 
the wavefon-n. The selection of pulses is done by modulation of the switches of the output stage. 
These switches cannot change state instantaneously and distortion is introduced as a consequence. 
The simulation approximates this distortion as explained in more detail below. Figure 3.7(a) 
shows an example of a phase voltage waveform obtained by simulation. A Fast Fourier 
Transform is perforined on this, [39] to yield its han-nonic spectrum as shown in Figure 3.7(b). 
In this type of converter it is usual to employ an output waveshape which has quarter-wave 
symmetry, thus the number of pulses in each cycle is a multiple of 4. Additionally, because the 
pulses are selected from the link waveform, the pulses in one phase are in alignment with the 
pulses in the other phases. These two factors prevent there being exactly 120 degrees time phase 
separation between phases. In other words the system is slightly unbalanced. As a consequence, 
the spectrum in Figure 3.7(b) cannot be used directly to calculate the phase current, instead it 
must be decomposed into sequence components resulting in a balanced representation of voltages 
which may be applied to the motor equivalent circuit. The result of the imbalance is that 
nominally positive sequence hannonics (7,13,19 ..... 
) contain small amounts of negative sequence 
components, and vice versa for nominally negative sequence harmonics. This is demonstrated in 
Figure 3.8 (The degree of imbalance has been exaggerated for clanty). 
1200 
C+ 
Figure 3.8 Decomposition into positive and negative sequence harmonics 
47 
Cr: 0.56[tF Lr: 104[tH 
k: 1.4 VDC: 500V 
Slip: 0.1 RS: M 
LS: 10mH Lr: 5mH 
Rr: 191 LM: 1.6H 
RI: 5kfI 
Table 3.1 Conditions Used for Simulation 
The sequence components of current may then be calculated using the equations given below, 
(Ignoring skin effects) where vphn is the wnplitude of the nth han-nonic voltage, having a slip Sn- 
Iln 
2 
Vphn 
R 20)2 2 
F(R, 
++n (L, + Lj 
Sn 
Phase angle Of I In-, 
q)l In= 
-tan 
no)(L, + Lj 
R 
R+ 
S L Sn 
vv 
phn (3.22) 113,, l =pn 
n ct)L m 
A. 
Iphn - 
V(I 
ln 
- 
COO%) + 13n 
)2 
+(Iln' sin(4)ln) + 12n 
)2 
(')Iphn tan- 
Iln sin( (1) 1n )+12n 
Iln COS(O, ln)+I3n 
(3.20) 
(3.21) 
(3.24) 
(3.25) 
Once the sequence components of current have been calculated, the spectra of the phase currents 
may be obtained. An example of the A-phase spectrum is shown In Figure 3.9(a), derived by. use 
of the spectrum shown in Figure 3.7(b), and the conditions shown In Table 3.1. To Improve the 
scaling of the spectrum. the fundamental component has been removed-, its value is 17.2A. By 
(3.23) 
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implementing an Inverse Fourier Transform (IFT) the time domain form of the phase current may 
be obtained as shown in Figure 3.9(b). 
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Figure 3.9(a) Spectrum of Phase Current (Fundamental component removed) 
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3.1.5 Effect of Switching Times of Devices 
The switching behaviour of the power devices is represented by the linear approximation shown 
in Figure 3.10 [40]. This is a generic model which may be applied to many types of power device. 
The approximation assumes that the load is fairly inductive. Six parameters are used to model the 
switch operation, and represent features which are found in most switches, independent of the 
exact type. During tum-off there is a tum-off delay (td(off)) caused, for example, by a period of 
charge removal or carrier recombination. This is followed by a period during which the voltage 
across the device is rising (t, ); the current flowing through the sVatch remains constant 
throughout this time due to the load inductance. Finally there is an interval (tf) during which the 
current in the switch falls due to its diversion into an anti-parallel diodes or another switch. The 
turn-on procedure is similar, with a delay time (td(,,,, )) between application of the control voltage 
and the commencement of conduction. The voltage fall and current rise tunes are denoted by tf, 
and tn respectively. 
_Voltage ----- -- 
Current 
. -0 IM 'i 1" "0 1" 
go , ." 
: td 
(off) 
t, :: t 
d(on) 
:t 
ri 
: tf" : 
Turn-off Turn-on 
t 
Figure 3.10 Switching Parameters for Inductive Load 
The description above applies to a switch which is actually conducting current. However, if it 
I ch may be nominally turned on but not condu i forms part of an inverter leg, a swit cting current 
since the current may be flowing in the inverse parallel diode. This is determined by the direction 
of the current in the inverter leg. Four modes may be identified for the switching behaviour of the 
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Figure 3.11 Switch Pole Currents and Schematic Representation of RDCLI 
inverter pole shown in Figure 3.11 (a) relating to the current direction and the order in which the 
s"qtches are commutating. To aid description of the modes a schematic representation of the 
inverter may be used as shown in Figure 3.11 (b). Here the resonant link is shown as consisting of 
two voltage sources with a centre-point ground, each having half the amplitude of the resonant 
link. This allows a symmetrical treatment of the selection of the link pulses by the top and bottom 
switches of the inverter leg. Each mode will now be considered in turn. The graphs in Figure 3.12 
demonstrate the linear approximation of current fall or rise as the switch turns off or on, and also 
shows how the pole voltage is selected from the link waveform throughout the switching period. It 
is assumed that the phase current Ophase ) remains constant during this time. 
MODE I (Figure 3.12(a)) 
This describes the period when TI is turning off, T2 is turning on, and the phase current is 
positive. Thus initially the current is flowing in T I. The current conu-nutates from TI to D2 as TI 
turns off T2 then turns on, but this has no effect on the circuit since the current is flowing in its 
inverse-parallel diode. 
1) 
0<t <= td(off) 
pole 
= ---L LI-p hase 
2 
where vc is the instantaneous resonant capacitor voltage, and 11-1 is the current flowing 
from the link into the inverter leg. 
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Figure 3.12 Linear Approximation of Inverter Switching Characteristics 
v 
td(off) <t< td(off) + trv: Vpole :::::: 
(1- 
ld 
(off ))X-c 
VIO") 
+ Co 
, 
'LI :::::: 
Phase 
Where VcO is the resonant capacitor voltage at the end of td(off)- 
v 
td(ofO + trv ": ý t "- td(off) + trv + tfi: Vpole 
c 'Ll 
2 
v 
t ý' td(off) + trv + tfi: ILI =01 Vpole=- C 2 
MODE 2 (Figure 3.12(b)) 
ld(off) - t') 
tfi phase) 
+ 
phase 
This mode is defined by T2 turning off, TI turning on, and the phase current being positive. 
Thus the current is initially in D2. As a consequence when T2 turns off it has no effect on the 
circuit. TI then turns on and the current commutates to it from D2. In the description below let 
11 =I d(qll') 
trv + 'fi + 'd(on) 
* 
< <= tj: i Li = 
0, jý 
170le 
=-c 
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(b) 
Vpole 
--- ------------ 
1L1 
-ý 11 01 i0 
tl <t '<ý--: tl + tri: Vpole C Ll xI phase 2 
V, V, 0 tj +t ri 't ti + tri + tfv: 'Ll = Iphaseý v pole t fv 
x2-2 
)+( 
2CO) 
t ý' tl + tri + tfv: 
MODE 3 (Figure 3.12(c)) 
v 
Ll = 
lphaseý Vpole =C 
2 
CONDITIONS: TI turning off, T2 turn-Ing on. Phase current is negative. 
The current flows initially in DI. TI thus turns off without effect, T2 turns on commutating the 
current from D 1. Equations similar to modes I and 2 may be derived. 
MODE 4 (Figure 3.12(d)) 
CONDITIONS: T2 turning off, TI turning on, phase current is negative. 
The current flows initially in T2. T2 turns off which causes the current to commutate to D 1. TI 
then tums on without effect. 
Figure 3.13 shows the effect of varying the switching speed parameters. The 'fast' switches have 
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Figure 3.13 Effect of Switching Time on Phase Voltage Spectra 
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delay times set at 1.5ps and rise and fall times of lp. The modulation pattem is one Nvhich 
minimises a given set of han-nonics (this is explained in detail in the next chapter). The triplen 
hannonics have been suppressed for clarity since they have no effect on current flow where the 
load is a balanced three phase system with no neutral. The first 9 non-triplen han-nonics have 
been minimised. The graph generated using 'slow' devices employed switch times 10 times longer 
than the first case. Such switches would not be suitable in practice, but it is a useful exaggeration 
to ease comparison. It can be seen that increasing the switching time, which distorts the phase 
voltage waveforrn, has changed the value of the fundamental and increased the magnitude of the 
otherwise minimised hannomcs. 
3.1.6 Calculation of Link Current 
The switching logic function describes the polarity of each pole of the inverter at any point in 
time. When the logic function for a particular pole is T, the top switch is on. During this tinle the 
phase current in that pole flows from the resonant link via the switch, or returns to the link via the 
diode depending on its direction. [41] When the logic function is '0' the bottom switch Is on. No 
current flows ftom the link. An example of this is given in Figure 3.14. Graph (a) shows the logic 
switching waveforin for a modulation pattern with only 20 pulses per quarter cycle (to ninprove 
the clarity of the diagrains), the resulting pole voltage is shown in (b), and the phase current 
which flows is depicted in 3.14(c). The phase current is multiplied by the logic waveform to yield 
the contribution to the link current made by that inverter leg. The resulting waveform is that 
shown in Figure 3.14(d). The time domain multiplication of logic and phase current wavefon-ns 
corresponds to cross-multiplication of all harmonics of the two waveforms, in the frequency 
domain. This is described mathematically below: 
Let the nth hannonic of the A-phase switching logic waveform be described by: 
S,, cos(nol - (Dj (3.26) 
and the mth harmonic of the phase current be: 
I'ýl (m) = I"I co ým Cot - 1ý) (3.27) 
then the spectrum of the contribution to the link current is given by: 
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(n) I, (m) -- 
s"I 
co s((m + n) ca - 
(q),, + Tj) + co 4 (m - n) ot - 
(T,,, 
- (D,, 
)) ] 
(3.2 8) 2 
The total link current I is a sumniation of the contribution from each phase. In a 3-phase system L 
this results M the following equation for the kth hannomic of link current: 
IL ( k) = S,, (n) 
1,4 (m) + SB(n) IB 
(M) 
+ Sc (n) Ic (m) (3.29) 
From equation (3.28) it can be seen that the combination of harmonics of order V and 'n' gives 
sidebands m the link current of order 'm+n' and 'm-n'. Due to the quarter wave symmetry of the 
logic wavefon-n it contains only odd han-norucs. Also, the phase current only contains odd 
harmonics for the same reason but further, it does not 
contain any triplen harmonics which cannot flow in a 
balanced 3-phase load with no neutral. Thus, when the 
cross-multiplication occurs it yields only even harmonics 
This is shown pictorially in Figure 3.15. In addition to 
this, when the load is balanced the current harmonics in 
the link forrn a symmetrical 3-phase set [30]. Under these 
conditions the non-triplen liannonics cancel, which leaves 
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Figure 3.15 Harmonic Multiplication 
only even trIplens. Figure 3.16(a) shows the link current waveform over one cycle of phase 
voltage using the same conditions as the example given in Figure 3.14. A pattern repeating 6 
times can be seen due to the dominance of the harmomcs which are multiples of 6. Figure 3.16(b) 
shows the spectrum of the link waveform. It can be seen that small amounts of ideally eliminated 
han-nonics exist due to the imbalance of the phase voltage waveforms alluded to earlier. 
The analysis above is presented to give some insight into the interaction between harmonics 
during the multiplication process. However, in practice the multiplication can be accomplished 
more quickly in the time domain than in the frequency domain. To carry out the process in the 
frequency domain, the spectrum of the switching logic waveform must be found first using an 
FFT which requires n092n operations, where 'n' is the number of samples. Following this is the 
cross-multiplication of hannonics which requires n2 operations, giving a total of n092n + n2. 
Although the tiMe-domain multiplication requires an IFT to be perfon-ned on the phase current 
spectra, the multiplication only requires 'n' operations, giving a total of n'092n + n. Thus a 
significant saving in computation tune can be made where 'n' is large. 
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Figure 3.16 Link Current Waveform and Spectrum 
3.1.7 Calculation of DC-Input Current 
The link of the inverter is normally supplied via a filter arrangement. It is assumed that this is a 
Simple L-C filter In this case. An FFT is performed on the link current waveform which was 
obtained by a tinie-domain method, to yield its harmonic spectrum. This allows the effect of the 
is achieved using equation (3.30) filter to be evaluated using a frequency'-domain method. This IIII 
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which describes the attenuation expenenced by a harmonic of the link current (1L ) having order 
V. The DC link input current is denoted by M) and w is the comer 
frequency of the filter. 0 
IL (k) x12 
k 
(3.30) 
O)o 
The BR specification for permitted electrical interference (BR1914) states that for operation on 
750V DC systems, the resonant frequency of the filter should be less than 40Hz under worst-case 
conditions, to ensure that it is not excited by the industrial mains frequency. Figure 3.17(a) shows 
the spectrum obtamed from the link current shown in Figure 3.16, after filtering, where the comer 
frequency of the filter is 40Hz. The fundamental has been removed from the spectrum to improve 
the scaling; its value is 2.95A. Figure 3.17(b) shows the time-domam version resulting from an 
Inverse Founer Transfonn. 
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Figure 3.17 DC Input Current and Spectrum (DC Value Suppressed) 
3.1.8 Improving Simulation Accuracy 
A comparison between measured and silnulated waveforms is presented in Chapter 5 and shows 
close agreement. However, the accuracy of the simulation could be improved by using an iterative 
process whereby the program is run several times. The reason for doing this is to account for the 
dependence of the link wavefon-n on the instantaneous load current value. In the program 
described above, an approximate value of current is used. In an iterative scheme successive runs 
would use the value of phase current calculated from the previous iteration. By this method the 
SHIMIation Nvould converge towards a more accurate solution. The disadvantage of doing this is 
tile significant increase in computation time which would occur. 
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Figure 3.18 Flow Diagram of Simulation Program 
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3.2 CHAPTER SUMNIARY 
Where the transient response of a circuit is not required, a simulation may be performed using a 
frequency domain method. This allows a very large saving in computation time. However, several 
factors relating to the operation of the Resonant DC Link Inverter mean that a dombination of 
time and frequency domain elements offer a better solution to the task of simulation. One of these 
factors is the harmonically complex nature of the link voltage waveform, and its dependence on 
the load current. Also, to examine the circuit operation at the resonant frequency of the link 
requires many harmonics to be incorporated in the simulation, making frequency domain 
multiplication of han-nonics very time consuming. 
The operation of the simulation program is summarised in the flow diagram shown in Figure 
3.18. 
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Chapter 4 
Modulation Strategies for Resonant Converters 
4.1 INTRODUCTION 
The modulation strategy of an inverter is an extremely important attribute. It influences many 
parameters of the generated waveforms such as the fundamental amplitude, Total Hannonic 
Distortion (THD), and psophometric current. It also affects variables widiin the inverter itself, 
such as switching loss. To ensure effective use of an inverter, the modulation strategy must 
simultaneously match the capabilities of the inverter stage, and the demands of the load. In the 
case of hard-switched converters it is conunonplace to use Pulse Width Modulation (PWM) to 
achieve control of the output stage, and there is a rich variety of modulation methods available. 
This includes real-time 'carrier' techniques [42], and strategies optimised for implementation on 
microprocessors. [43,44,45] A great advantage of the hard-switched converter is that switching 
may take place at any instant in time (subject to a small minimum time between consecutive 
switching operations). This is not the case with the Resonant DC Link Inverter where the 
switching frequency is constrained to the zero voltage penods of the link wavefonn. The 
consequence of this is that conventional PWM techniques are not, in general, appropriate for this 
type of converter. Modified PWM strategies may be employed, and thýs is explained in more 
detail in section 4.2.2. 
Although the switching instants of hard-switching converters are virtually unconstrained, there is 
a high penalty in terrns of switching loss for each commutation which takes place. This imposes a 
severe restriction on the upper switching frequency, to confine device losses. The switching loss 
penalty in resonant converters is dramatically less, and as a consequence there is no upper limit 
on the switching frequency of the main devices, other than that imposed by the operating 
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frequency of the resonant link. This is an ImPOrtant consideration in selecting the modulation 
strategy since it offers clear benefits over hard-switching topologies. 
In this Chapter modulation strategies currently used for Resonant DC Link Inverters are 
reviewed, and a new strategy introduced which is suitable for approximating harmonic 
elimination or other complex harmonic manipulations. Such strategies are of interest in the rail 
traction field, where signalling frequencies may need to be avoided. 
4.2 A REviEw OF RESONANT CONVERTER MODULATION 
STRATEGIES 
4.2.1 Delta Modulators 
This family of modulators has been known for some time in the communications field where they 
are applied to the conversion of analogue into digital signals. They operate under the control of a 
clock and as such may be synchronised with the oscillating link wavefonn of the Resonant DC 
Link Inverter. Not all varieties of delta modulator are suitable though, for example the Linear 
Delta Modulator which despite its narne, has an undesirable non-linear ftequency response [46]. 
A highly suitable member of the family is the Sigma Delta Modulator (XAM), and is the 
technique most commonly used for modulation of resonant converters. [47] 
The XAM is shown schematically in Figure 4.1 (a). v. represents the output of the inverter, which 
is quantised, i. e. it only takes the values +1 and -1. This output is updated at the zero crossmig 
points which are signalled by the link frequency strobe, f,,. Although the output pulses of the 
XAM are square, they may be considered as representing a real pulse having an equal area. The 
difference between the output signal and a reference signal is fed to an integrator to produce an 
error signal, vi. This error signal feeds the output quantiser. Thus a volt-second balance is 
maintained between the output pulses and the reference signal. Figure 4.1(b) shows a typical 
reference signal (which in this case is a sinusoid), and also its corresponding output signal, vO. 
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Figure 4.1 Sigma Delta Modulator and Associated Waveforms 
Other variants of the Delta Modulator have been described, for example the Current Regulated 
Delta Modulator (CRAM). [46] In this scheme, integration processes which are inherently present 
in the system are used as part of the modulator loop. For example, the circuit inductance acts as 
an integrator of applied voltage. In this case values of current, rather than voltage are used in the 
delta modulator, as shown in Figure 4.2. A drawback of the CRAM is that it only utilises +1 and 
-1 values as its output. In practice the '0' state is also possible, and corresponds to free-wheeling. 
This problem is addressed by the Cost Function Regulator (CFR) [48], which analyses all 
fc 
ref . ......... S/H 1 /sL ý10 
f Comparator Sample Process 
& Hold lnteqrator 
Figure 4.2 Current Regulated Delta Modulator 
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Modulator Output 
possible combinations of the switch states for the next interval and selects the one which 
optimises some specified feature of the generated waveforrn. 
The Spectrum of Sigma Delta Modulators 
Because of the widespread use of Sigma Delta Modulators, their frequency spectrum will be 
discussed in more detail. The spectrum of the XAM is quite different from that encountered in 
;A 
Pulse Width Modulated systems where the output spectrum isýgeneral concentrated around 
certain frequencies. In LAM systems the spectrum is distributed over a wide range, and includes a 
significant quantity of energy at low frequencies. This energy is difficult to filter, and could cause 
problems In railway applications where signalling interference or high values of psophometric 
current may occur. The spectrum is extremely difficult to analyse; Kheraluwala and Divan [46] 
opted for an averaging technique, but a more accurate analysis is given by Mertens and Skudelny. 
[50] This method is based upon a frequency domain representation of the sampling process. 
However neither approach yields the exact distribution of han-noMcs. Finney et al [47] suggested 
that analysis may be achieved more satisfactorily using simulation. 
4.2.2 Pulse Width Modulation 
As stated above, Pulse Width Modulation (PWM) is a very desirable way of controlling hard- 
switched converters. One of the main benefits for rail traction applications is the relative ease 
with which harmonic elimination may be implemented. [31,51,52]. This is an important issue 
when attempting to avoid signalling frequencies. These harmonic elimination techniques rely on 
the fact that the output devices may be switched with reasonable accuracy at any point in time. 
Clearly it is possible to approximate these switching instants with a Resonant DC Link Inverter 
(RDCLI), by conunutating the switches at the nearest zero voltage point. However this introduces 
an error, which can bring otherwise elinfinated harmonics into existence in significant quantities. 
Figure 4.3(a) shows the spectrum obtained by simulation when 6 harmonics are eliminated in a 
hard-switched inverter using the method described by Patel and Hoft [311. Figure 4.3(b) shows 
the spectrum obtained when the same switching instants are approximated in an RDCLI having 
400 pulses per synthesised cycle. Small amounts of 'eliminated' harmonics can be seen to exist. 
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Figure 4.3 Hard-Switched and RDCLI PWM Harmonic Elimination 
The effects of the errors become much worse as the number of 'chops' (conu-nutations) increases. 
Another important reason for not attempting hannoruc control in this manner with RDCLIs is 
that it does not make very good use of the beneficial features of the inverter since the modulation 
strategies for hard-switched inverters frequently have tightly controlled switching fTequencies in 
order to limit device losses. Such restrictions are unnecessary in the case of the RDCLI as there is 
very little thermal penalty associated with each switching event. 
Pulse Width Modulation may however, be implemented using Resonant DC Link Inverters if 
certain topology and/or control modifications are made. Several of these techniques are discussed 
below. 
Divan et al [53] proposed a scheme using a modified RDLI as shown in Figure 4.4(a). Note the 
additional diode D2. The output stage and load are represented by a current source, Ix, and 
inverse-parallel diode, D3- In practice the bus shorting smtch, Ss may be implemented by turning 
on both switches in one leg of the output stage. The overall aim of this circuit is to achieve 
penods of zero voltage on the link at arbitrary instants in time. This may be reallsed, With the 
proviso of a minimum elapsed time between consecutive voltage zeros. Modification of the 
ing arrangement is required. This may be explained ith reference to operation of the link clan'P' II NVI 
Figure 4.4(b) which shows the voltage Vcr on capacitor Cr, and resonant current Ir: 
0 Assume that initially (time--tO) the voltage on Cr is zero, and just about to rise. Unlike the 
RDCLI, the voltage on the clamp capacitor is zero at this time. As a consequence, when 
the voltage on Cr reaches the supply voltage, Vs, the diode DI fonvard biases (time--t 1). 
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Figure 4.4 Synchronised RDCLI and Voltage & Current Waveforms 
0A resonant current flows on the clamping capacitor, Cclamp, which must be sized such 
that the voltage rise across it is limited to the required clamping value, (k-I)Vs, The 
resonant current eventually reverses, flowing back through switch S 1. 
The clamp capacitor is allowed to discharge fully. Once the voltage across Cclamp Is zero 
diode D2 forward biases (time----t2). The resonant bus voltage (Vcr) is then held at the 
supply voltage Vs. ) until the next zero-voltage crossing of the 
link is required. 
Between t2 and the next demand for a zero voltage crossing, the resonant current continues 
to flow via Lr, D2 and S 1. 
0 To in=itiate the next voltage zero, s"ritch SI is opened. This causes the resonant current, Ir 
to transfer to Cr, beginning the next resonant cycle. Once Vcr has reached zero the 
switches of the output stage may be commutated with virtually zero loss. 
S is closed momentanly at t4 to make up for losses in the resonant circuit. This ensures s 
that the resonant current flowing in Lr and D2 during the time between t2 and t3, is 
sufficient to cause the voltage on Cr to reach zero when SI is opened. 
Divan et al found that the requirement for a minirnum dwell time (tO to t2) meant that direct 
application of a conventional PWM strategy did not constitute the optimum modulation method. 
Instead they opted for a hybrid PWM, and Discrete Pulse Modulation strategy. It was also found 
that the use of such a converter eliminated the low-frequency energy nonnally associated with 
Delta Modulated RDCLls. 'Hiis would be an important benefit In rall tractlon applications. 
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However, the analysis given by Divan et al was for a single phase system; they expressed concern 
that the need to synchromse all three phases, and the nurumum dwell time in a three-phase system 
might detract from the benefits obtained over the conventional RDCLI topology. Additionally this 
circuit suffers from slightly higher losses. 
Ellourni et al [54] proposed a 
system whereby the resonant link 
operates Mdependently from the 
output stage of the inverter. The 
topology is shown in Figure 4.5. 
In this case the bus shortmg 
switch, Ss, which maintams the 
link oscillations, exists physically 
and is a high speed device to keep 
its losses as small as possible. 
Clamp 
switch & 
diode 
4- 
-7- 
----------- I CCLamp -1 
'- 
Aýi, 
Ix 
11 SS 
Figure 4.5 Independent Link RDCLI 
The output stage consists of slower, higher power devices. These devices are commutated at the 
zero voltage mstants of the link, and a modified PWM strategy is used which minimises the 
effects of quantisation of the sWitching instants. The additional switching device required by this 
system is a drawback. Also the use of low-frequency output stage, although useful for extending 
the power range of this family of converters, detracts from the benefits offered by the high 
frequency link. 
The two methods outlined above for implementing PW-N4 suffer from fairly serious problems or 
deficiencies. In addressing these, Venkataramanan and Divan [55] proposed a compromise 
scheme which does not require any additional semiconductor components and is capable of true 
PWM in a 3-phase configuration. This is achieved at the expense of significantly increased device 
losses. The overall losses are typically 50% greater than is the case for the conventional RDCLL 
Figure 4.6 shows the circuit layout. In this topology the resonant capacitor, Cr, is distnbuted 
across all the switching devices. In every other respect the circuit is like the conventional R-DCLI. 
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The devices of the output stage are turned on if required, at the zero voltage instants of the link. 
However, they may be turned off again at any point in time since the resonant capacitor in 
parallel, delays the rate of rise of the voltage across the switch. Thus the tum-off is 'soft'. So, 
although the commencement of conduction is constrained to particular instants, the period of 
conduction has arbitrary length. The turn-off of a device during a resonant cycle causes energy to 
be transferred to the clamp capacitor, allowing charge balance to be maintained on Cclamp, 
whilst also maintaining link oscillations. The increased losses in this type of converter are chiefly 
due to the following reasons: 
0 Unlike the conventional RDCLI, the devices of the output stage must conduct a component 
of resonant current in addition to the load current. 
0 The effective snubber capacitance across each device is less than in a conventional RDCLI 
operating at the same frequency; this leads to an *increase in watching loss. 
A major drawback of this scheme was identified by Venkataramanan and Divan. When the 
modulation mdex of the output exceeds 0.5, charge balance of the clamp capacitor can no longer 
be achieved. It was suggested that a hybrid PVRvVDiscrete Pulse Modulation strategy be adopted 
Clamp 
Switr, h & 
Diode 
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Figure 4.6 PWM-RDCLI with Distributed Resonant Capacitance 
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to circumvent this difficulty. Additionally it was found that the spectrum of the converter was 
difficult to analyse since the snubbing arrangement means that the voltage transitions are heavily 
load dependent. This would be a disadvantage in rail traction applications where a well defined 
spectrum is desirable. 
4.2.3 Pre-programmed Discrete Pulse Modulation 
In sections 4.2.1 and 4.2.2 several problems were identified with the modulation strategies, 
especially where rail traction applications are concerned. The main difficulty lies in accurately 
predicting the generated spectra. This is chiefly because the modulators operate in real time and 
as a consequence the switching pattern varies from cycle to cycle. This tends to spread the 
harmonic energy over a wide range, and in the case of Delta Modulators leads to significant 
quantities of harmonics at low frequencies where they are difficult to filter. In section 4.2.2 it was 
seen that PWM methods may be employed to IMprove the distribution of hannonics, but this is at 
the expense of increased circuit complexity, or additional losses. The ideal modulation strategy 
would allow accurate prediction of the generated spectra and be capable of iMplementation on an 
unmodified RDCLI topology. Pre-programmed Discrete Pulse Modulation strategies are a way 
of achieving this goal. With this method, optimised pulse patterns are pre-calculated and stored in 
look-up tables. Because the modulation pattern is identical from one cycle to the next, it is easier 
to analyse the converter in teans of its hannonle properties. 
An additional issue where pre-programming can offer benefits is in cases where the ratio of link 
frequency to synthesised waveform frequency is low. In situations such as this, the output 
spectrum is very sensitive to the modulation pattern employed. Optimisation of the pattern 
becomes very important as a consequence. An example of where this may anse is aerospace 
systems where a 40ORz waveform must be generated. 
Kheraluwala and Divan [56] proposed a method for calculating optimised modulation patterns. 
Tlils involved defining a cost. function which when evaluated, gave a 'figure of ment' for the 
hannonic spectrum generated by the pattern under consideration. For low frequency ratios where 
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there are few pulses contained in each synthesised cycle, an exhaustive search could be carried 
out. This is where the cost fimction is evaluated for every possible modulation pattern. 
Kheraluwala and Divan found, using an Apollo Workstation, that this method was useful for 
frequency ratios up to 80. The author has found the upper limit to be around 60 using a 386 PC. 
To extend the application of the method to higher frequency ratios, Kheraluwala and Divan 
proposed a random search method. This was implemented by evaluating the cost function of 
patterns selected at random from the set of possibilities. This process was performed for a fixed 
period of time with the results being stored in 'bins' classified by the magnitude of the 
fundamental component of the pattern in question. The 'bins' are updated when a pattern is found 
which generates the corresponding fundamental component, but at lower cost. Tbus the longer the 
process is run, the greater is the probability of improving the contents stored in the bins. This 
method was found to be useful for ratios up to 100. It was suggested that above this value Sigma 
Delta Modulation be used. 
4.2.4 Optimised Modulation Patterns for High Frequency Ratios 
The work described in section 4.2.3 addressed the problem of complex optimisation for low 
frequency ratios. However, the method cannot be extended to higher frequency ratios due to the 
large amount of computation time which would be required, even using a mainframe computer. 
The advantage of being able to do such an optimisation is that it would enable complex harmonic 
manipulations to be performed, (such as harmonic minimisation) even where the synthesised 
frequency is low. 
The problem is one of large-scale optimisation; Suppose it is required to synthesise a waveforrn 
having V pulses per cycle. It is conunonplace to employ quarter-wave symmetry in order to 
eliminate even harmonics so that the wavefon-n consists of 4 similar sections containing W4 
pulses. This means that there are 2 n/4 combinations of pulses. V may typically be much greater 
than 100, and as a consequence the number of combinations can become enon-nous. The 
optimisation process has been tackled by Ellams and Mansell [57] and forms the subject of the 
rest of this chapter. 
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4.3 MATHEMATICAL DESCRIPTION OF RESONANT DC LINK 
INVERTER WAVEFORMS 
4.3.1 Introduction 
In order to allow investigation of modulation schemes and calculation of cost functions, it is 
necessary to know the magnitudes of the harmonics generated by a particular pulse pattern. This 
information may be obtained by performing an FFT on the waveform in question but it is far 
more efficient in terrns of computation tirne to employ a mathematical description of the harmonic 
spectrum. This is especially important where spectra must be repeatedly calculated, as is required 
by the 'SIMUlated Annealing' algorithm which is described in Section 4.4. A mathematical 
description of the spectra generated by RDCLIs is given below in two parts. The first part 
examines the spectrum obtained from an unclamPed Resonant DC Link Inverter. This is included 
as an introduction to the second section which applies to the clamped inverter, and also as useful 
background infort-nation, since this topology may replace its clamped counterpart in many 
applications when higher voltage switching devices become available. 
4.3.2 Spectrum of the Undamped Resonant DC Link Inverter 
am I It is assumed that the pole voltage waveform of the uncl ped inverter consists of perfectly 
sinusoidal pulses as shown in Figure 4.7. This is a fairly good approximation for an unloaded 
converter. The waveform is also assumed to possess quarter-wave symmetry, with one complete 
cycle occupying 360 degrees electrical. The synthesised waveform is constrained to change 
(X() A(-cos crt+1) 
(X, (X3 
c: 
CL F-- wt 
(X2 -A(-cos at+ 1) 
Figure 4.7 Section of Undamped RDCLI Pole Voltage Waveform 
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polarity only at instants of zero voltage. Let the angle at which polarity changes occur be denoted 
by a 01 (11, ()C2 ...... Assume that there are 'M' polarity transitions per quarter cycle. Thus (xo=O, 
and(X2M+lý--It- 
The waveform may be represented by a Fourier series, j(cot) as follows; 
co 
E [a,, cos(nca) + b,, sin (nct)t)] 
n=l 
where; 
2; r 
a'f (ol) cos(ncd)d(o)t) (4.2) 
7r 
fo 
and 
2yr 
f (ca) sin(ncd)d(oit) (4.3) 
7r 
fo 
Due to the quarter wave symmetry an= 0, for all n. Also, due to the properties of synunetry; 
(O)t) = -f 
(O)t +, v) (4.4) 
Using the feature described by (4.4), equation (4.3) becomes; 
b2f 7r f (0) sin(noit)d(ct)t) (4.5) n ;T0 
Let the angular frequency of the resonant link be denoted by (T. Because the synthesised 
waveforrn is made up from an integral number of pulses from the resonant link, the resonant 
frequency is an integral multiple of the synthesised waveform frequency (co). i. e.; 
a= Ro) (4.6) 
Where R is an integer. Additionally, because the polarity changes may only take place at the end 
of a complete resonant cycle, the transition angles are integer multiples of the period of the 
resonant waveform. Mathematically this may be described by; 
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o-vn x 
2; T (4.7) 
a 
where m is an integer. Substituting for (y in (4.7) from (4-6) gives; 
ai =mx 
2; T (4.8) 
R 
Substituting forj(cot) in (4.5) gives; 
2 [fa aa 
b 
it 
'A(-coýcf)+I). sin(ncd). d(aw)-f 'A(-coýol)+I). sin(ncd). d(o)l)+... . +fa2l. 
14 A(-cos(cf)+I). sýi(nca). d(oY) 
g a. a. 
I 
(4.9) 
this may be re-written as; 
k=2M 21 (a bn = 
--d 
_ 
1) k 
fa' 
k 
k+l 
A (- co 4 at) + 1). sin (n ca). d(a) (4.10) 
17 k=O 
Substituting for cr in (4.10) from (4.6), and separating the brackets gives the following; 
2 k=2M ak,., A. 
Co 
2 k=2M k 
b,, _I)k+lf 
ýRcot). sin(ncot). d(cd)+- 
I)k 
fa 
+'A. sin(ncot). d(cot) 
IT k=O 
ak 7r k=O ak 
(4.11) 
Consider the first summation in equation (4.11); this may be rearranged as follows; 
2 k=2M k=2M I(Ia2aA _I)k+ f 'Cir"A. cos(RctY). sin(no). d(ca)=- Z (-I)"'f,, "-+'-[sin(n+R)ol+sin(n-R)Cdld(aY) 
k=O Ir 74r k=O k2 
(4.12) 
Evaluating the integral yields the following; 
A k=2M 
a k+l 
-, 
)k+l -cos(n+R)o-)t cos(n-R)o)t 
(n R) (n R) 
(4.13) 
)T k=O 
ak 
rearranging gives; 
=2M AkI (_I)k [2ti. cos(noit). cos(R ca) + 2R. sin (naw). stn(R ct)t)]c*" (4.14) 2 
-R 
2) 
k=O 
ak 
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Expanding the summation gives; 
2n. cos(na, ). cos(R a, )+ 2R. sin(na, ). sin(R aj - 2n. cos(nao). cos(Rao) - 2R sin(nao). sin(Rao) 
-(2n. cos(na2). cos(R a2) + 2R. sm(na, ). sm(R a2)- 2n cos(na, 
). cos(R a, ) - 2R. sin(na, 
). sin(R a, )) 
2A2 +2n. cos(na, ). cos(R aj + 2R. sin(na, ). sm(R a3) - 2n. cos(na2 
). cos(R a2) - 2R. sm(na2 
). 
sM(Ra2) 
n -R 
) 
........... +2n. cos(na2m+, ). cos(Ra2M+ I 
)+ 2R. sln(na2AI+Jsm(Ra2M, I 
)- 2n. cos(n a2AI). cos(R a2m) 
-2R. sin(na2M )'sin(R a2M) 
(4.15) 
But, ftom (4.8), Rai = 2mn. Therefore sin(Rai) = 0, and cos(Rai) = 1. Also remember 
(XO=O, and (X2M+I=Tc. Thus (4.15) reduces to: 
k=2M A 
-4n -2 
(_, )k 
2n. cos(nak 22 4n 
-R 
)l 
k=l 
Due to the quarter wave syrmetry, ak = ; T- a2M+I-k . This allows the sununation to be re- 
wntten as: 
k=M 4A [n+2 1) k n. coýna (4.17) 22k ýR 
-n 
) 
k=l 
The second summation of equation (4.11) may be analysed in a similar manner, and gives the 
result; 
k=M 4A 
1+2 _I)k coýnak) 
n7r k=l 
(4.18) 
This may be combmed with (4.17) to give the final result which describes the harmonic spectrum 
of an unclamped RDCLI Discrete Pulse Modulated waveforin. This is shown below in a 
rearranged forrn, as equation (4.19). 
4A 1 ti 
k ýM cos(na, ) n. 
-+2 
j(_I)k 
+ 
Coýtlak) 
ti IT 
FR- 
n 
2) 
k=I 
22 
- 
ti il (R -n 
) 
(4.19) 
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4.3.3 Spectrum of the Clamped Resonant DC Link Inverter 
The pole voltage waveforrn for the clamped RDCLI is assumed to have tile general shape shown 
in Figure 4.8. This consists of intervals of perfect sinusolds during resonant periods, interspersed 
by penods of constant voltage whilst the clamp is in operation. The 'polarity transitions' are 
labelled (xO, (XII a2 ...... in the same way as section 4.3.2. 
Figure 4.8 Section of Clamped RDCLI Pole Voltage Waveform 
Each resonant pulse is deemed to consist of 3 modes, A, B, and C, as defined in Figure 4.9. The 
length of the modes A, B, and C, are given by ta, tb, and tc respectively. The resonant pulse begins 
at time To. and modes A, B and C end at time TATB and TC respectively. 
Figure 4.9 Detail of Resonant Pulse 
Let the angular frequency of the synthesised waveforrn be w, and the undamped angular 
frequency of the resonant components be EO. VDC is the DC supply voltage, The electrical angle 
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Mode A Mode B Mode C 
long ta t, 
To TA TB Tc 
at the start of a resonant pulse is COTO, Let this value be denoted by 'P'. Thus the pole voltage 
wavefonn dunng mode A (VA) is descnbed by the following equation: 
VA = VDC 
(-co4F(ojl 
-, 8)) + 1) (4.20) 
where 
I 
go -LIC, (4.21) 
L is the resonant inductance, and C is the resonant capacitance. rr 
and 
So (4.22) 
Due to the effect of the clamp, during mode B the voltage, VB, is given by; 
VB= kVDc (4.23) 
Where k is the clamping coefficient. During Mode C, the pole voltage, V is given by; c 
V ot -, 8) + G) + 1) (4.24) C DC(cos(F(c 
where 
2. cos-'(k - 1) - 7r- . 6,, tb (4.25) 
It may be shown that the lengths of the three modes are as follows; 
ta 
I 
COS k) (4.26) 
160 
lb = 
2V-LC, J(2 - k) (4.27) 
(k - 1) 
tc =I cos-'(1 - k) (4.28) 
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Let 'p' be a counter for the resonant pulses, which is reset to zero at each polarity transition. 
T'hus, a general expression may be written for the electrical angle, P, at the start of a resonant 
pulse after the kth polarity transition, 
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, 
8= ak +PO)TC (4.29) 
Using a Fourier series representation as defined by equations (4.1) to (4.3), a,, is zero for all n due 
to the quarter wave symmetry. 'M' is the number of polarity transitions per quarter cycle. 
Substituting for J(cot) in (4.5), using (4.20), (4.23), and (4.24) gives equation (4.30) as a 
representation for bn- 
ak., - al, pwTc+ai, +WTA pw c ak o)TB 
2M WTC cos(F(cot -, 6)) + 1) sin(nat)d(ok) +T++ ksin(ncd)d(ot)+ vk 
fpd)Tc+ak fp. 
Tc + ak + 6)TA 
6)" 
bn =2 
DC 
4wTc+al, +o)Tc( Ir k=O P=O 
pa)" 
cos(F(a -, 6) + G) + 1) sin(n o-t)d 
(o)t) 
- 
fp,, 
Tc+ak, +wTB 
(4.30) 
Consider the first integral of (4.30); 
f pVT +a,, + oT fpwTc+ak +ojTA T +ak+mTA C' A(- cos(F((ot -, 8)) + 1) sin(n af)d(wt) = pw C+ 
sin(not)d(ca) -fpo'c cos(Fol - F, 8) sin(n ol)d (ca) 
ý: 
C+ak T, ak pwTc + ak 
Dý 
Rearranging this expression and evaluating the integrals yields; 
A1-F, 
-[cos(ncd)]P'T'+c"+fflT' +-- 
[(F-n)cos«F+n)at-Fß)-(F+n)cos«F-n)« ß)] Pö)TC+ak +ü)TA 
n PWTC+ak 2(F7 Wý PWTC+ak. 
(4.31) 
Consider the second integral of (4.30); 
f pwT. +a +wT I T. ak+wTB CkBk 
sin(ncot)d(wt) =- [-k cos(nol)]Po" c+ (4.32) 
p o)TC +ak+ a)TA n pwTc + ak + wTA 
Take the third integral of (4.30); 
f pwTc + ak + wTc (cos(F(ctY 
-, 8) + G) + 1) sin(no)t)d(ct)t) p wTc + ak + ojTB 
p a)Tc + ak + wTc pTT 
-cos«F+n)ct)t+G-Fß) cos«F-n)o)t+G-Fß) cos(nox)- 
2- (F + n) (F n) 
-p o)Tc + a, + o)T, 
pü)Tc + aý + o)T, 
(4.33) 
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Substituting (4.31), (4.32), and (4.33) back into (4.30) gives an expression (4.34) describing the 
harmonic spectrum of a clamped RDCLI. The necessity to define 3 separate modes in each 
resonant cycle makes the final result considerably less elegant than is the case for the unclamped. 
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4.4 SIMULATED ANNEALING 
4.4.1 Introduction 
Simulated Annealing is the optinusation process by which RDCLI pulse patterns are selected. To 
assess each pulse pattern a cost function is evaluated and this requires knowledge of the hannonic 
spectrum which the pattern Will generate. This is calculated usIng the equations derived above. 
This section begins with an overview of the sumulated annealing process, and concludes with 
examples of its application to harmonic control in Resonant DC Link Inverters. 
4.4.2 Optimising Functions Using Simulated Annealing 
The optimisation of a function y means finding its maximum or minimum value. For clanty the 
discussion here will refer exclusively to minimisation, although the principles underlying the two 
operations are identical. A minimisation procedure can be converted to maximisation by simply 
changing the sign of y. In engineering the interest in function optimisation stems from the desire 
to adopt the best solution to a problem from many possibilities. For example, y may represent the 
area of silicon required for an IC, or the arnount of copper wound on an inductor, or a 
77 
complicated function of several design variables. Finding an extremum of y then indicates the 
optimum design which can be achieved. The function y may be considered to be a measure of 
I 'goodness' of the design, and where minimisation is the airn, high values of y correspond to a 
penalty, or high cost. Hence y is referred to as the costfunction. 
In real engineering problems y is not usually a simple function, and as a consequence will have 
many local minima, as shown in Figure 4.10. In this diagram y is a function of one variable, x. 
Suppose y is evaluated initially at A, and small changes are made in x such that the value of y is 
reduced. This process could be repeated until point B was arrived at, where y would stop 
decreasing. The function increases either side of B, so it is known that a minimum has been 
located but it is only a local minimum. By inspection it can be seen that the overall global 
minimum is at C. This example is a triVial one, but it demonstrates that simply moving 'downhill' 
on a function until it stops decreasing does not necessanly lead to the function's minimum point, 
and can cause the algorithm to become trapped in a local minimum. When analysing a function of 
many variables this becomes a serious problem and vall frequently prevent a good extremum 
from being located. Despite this significant deficiency, many optmusation algorithms operate in 
this manner, by improving the cost function Nvith every step until no further improvements are 
possible, i. e. by moving towards the nearest minimum. The optimisation problem presented by 
selection of pulse patterns for RDCLIs is very complex and means that techniques only accepting 
downhill steps are virtually useless, and will almost LnUnediately become trapped in a local 
Figure 4.10 Local and Global Minima 
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minimum. This is not the case with Simulated Annealing techniques. [58,59,601 
In Simulated Annealing algorithms, a proposed change in the variables which causes a decrease 
in function y (i. e. a downhill step) is always accepted, but additionally a proposed change which 
causes an uphill move is sometimes accepted. The criterion for acceptance is the value of a 
probability function as explained below. Because uphill steps can be accepted there is a finite 
probability of the algorithm 'jumping out'of a local minimum, and moving toward a different, and 
hopefully better, extremum. Initially many uphill moves are accepted allowing a large amount of 
the variable space to be explored. As the optimisation procedure advances, the probability of 
acceptance of an uphill step is gradually reduced, allowing improvements in the cost function to 
be achieved but also giving the chance of escape from local minima. Eventually the probability of 
uphill moves becomes so low that the algorithm settles into a minimum from which it cannot 
escape. 
As implied by its name, Simulated Annealing has many analogies with the way in which materials 
order themselves during the cooling or annealing process. At high temperatures substantial atomic 
rearrangement is possible. If the temperature is reduced slowly, enough, the degree of freedom of 
the constituent particles gradually reduces until the material freezes into an ordered state. The 
ordered, or crystalline state, of a material usually corresponds to a low-energy condition. In 
Simulated Annealing algorithms, the proposed moves produce changes in the cost function which 
correspond to the energy changes incurred by atomic arrangement in nature. In the natural 
annealing process the probability that an energy change AE will occur is governed by the 
Boltzmann Probability Distribution as given in equation (4.35), where T is temperature, and k is b 
Boltzmann's constant. 
P(AE) = exp -AE) kbT 
(4.35) 
Thus the larger the attempted energy change, the less likely it is to occur, but overall, the 
II Im probability of a given change is greater at a higher temperature. BY analogy, in the S' ulated 
Annealing process the Boltzmann Probability Distribution Is used to describe the probabilivy, of 
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an uphill move in cost function y having magiutude AE. It is useful to still refer to T as 
'temperature', but the constant 'kb' is no longer Boltzmann's constant; it is a scaling factor 
appropnate, and peculiar to, the application. 
Although this method provides the possibility of escaping from local minima, there is no 
, guarantee of reaching the global minimum. In fact in a system of many variables ii ; I-- it is most 
unlikely that it will be reached. Instead the aim is to achieve a good local minimum, or a 
minimum which cannot be significantly improved upon using a reasonable amount of computing 
effort. There are several factors which can affect the quality of the minimm achieved: 
i. STARTING TEMPERATURE: This affects the initial 'random' variable space search. 
ii. COOLING SCHEDULE: i. e. how quickly the temperature is reduced. This has a 
powerful influence on the amount of variable space which is searched, and thus on the 
quality of the final result. 
in. STARTING POINT: If the algorithm is given a starting point which is in the vicinity of 
the global minimum it is likely to give a much better result than a random starting point. 
The theory behind Simulated Annealing is fairly straight forward. Most of the complications in its 
application anse from selecting the appropriate cooling schedule and cost function. It is important 
that the cost function accurately reflects, with suitable weighting, the parameters that are required 
to be optimised. 
4.4.3 Applying Simulated Annealing to Modulation of RDCLIs 
As explained above, the output of a clamped RDCL inverter is determined by the combination of 
positive and negative pulses selected from the resonating link. Consequently the number of 
possible configurations is finite, though very large. The problem is one of combinatorial 
optimisation and can be conveniently expressed in matrix notation. Consider a general pulse train 
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typical of the output of clamped RDCL 
Inverters as shown in Figure 4.11. Let 
this be the function pu(wt). The objective 
is to control the harmonic content of 
pu(wt), consequently it is necessary to 
perform a Fourier Analysis on pu(cot). 
The Founer coefficients (bn) resulting 
pu(Cot) 
f 
wt 
' I 
1- etc. % 
V V 
1 
Figure 4.11 Clamped RDCLI Pulse Train 
from this analysis are given by equation (4.34). 
Let sn be the function which determines the sign of the nth pulse. This gives the matrix notation 
as shown in equation (4-36), where r denotes the Fourier Integral evaluated over the period of 
individual pulses. R is the number of pulses in each cycle of the synthesised output waveforin. 
The general term of matrix r is rij as defined by equation (4.37), where Tp is the period of one 
resonant pulse. 
r 11 r 12 r 13 
r2, r22 
- 
r3, 
... 
... 
... 
... 
... ... 
... ... 
sb I(R14) II 
r2(R/4) S2 b2 
... 
S3 b3 
L 
S(R14) 
4 j*o)T PU(o)t) sin(ict)t)d((t)t) 
KIi-, 
P) 
COTP 
(4.36) 
(4.37) 
PU(cot) is a function having the same basic shape as pu(cot), but with positive pulses only. Due to 
the quarter-wave symmetry bn is zero for even n. A cost function may now be derived in terms of 
the remaining bn. The optimisation process is concerned vvith finding the forin of s such that the 
cost function is minimised. 
4.4.4 Form of the Cost Function 
'Fhe cost function described below is given as an example of harmonic minimisation, however it 
muse any attri ibutes, as seen fit b-.,! the designer. In thi may be used to opt' i ibute, or range of attri I is 
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application the cost function consists of two elements; the first which determines the amplitude of 
the fundamental component (bl) of pu(wt), and the second which encourages the algonthm to 
minimise the amplitudes of a given number of han-nonics. The fundamental amplitude control is 
achieved by assigning a high value to cost function, y, if b, is more than 5% in error of the 
desired amplitude, but assigning no cost if it is within this limit. The second element of the cost 
function is a value denved from the sum of the amplitude of hannoMcs which are to be 
minimised, together with a weighting which favours the largest decreases in the low frequency 
harmonics. Mathematically this may be written as follows: 
qmax b, - fund x 100%:! ý 5%: COST 
qmax-q+l)xb(q) (4.38) 
fund q max q=l 
b, - fund x 100% > 5% COST = 
106 + 
qmax 
q max- q+x b(q) (4.39) 1 
fund 
) 
q=l q max 
'q' is the qth harmonic to be minimised. 'qmax' is the total number of han-nonics to be minimised. 
b(q) is the amplitude of the qth minimised harmonic, 'fund' is the amplitude of the ideal 
fundamental component. 
Many different cost functions could be devised, the specific application determines the 
characteristics that are considered to be 'good'. In this case a 'good' output spectrum is one in 
which the controlled han-nonics have very low values. Another cost function might, for example, 
attempt to minimise Total Harmonic Distortion (THD). It is important that all quantities which 
are required to be minimised are included in the cost function. Using the cost function given as an 
example above, it may be found that as the controlled harmonics are minimised, the THD rises. If 
this rise is unacceptable, a further element must be included in the cost function to control it. This 
means that in practice the cost function becomes the only way in which harmonic spectra may be 
compared since the user should have confidence that it is the ultimate test of 'goodness' for a 
particular application. If this confidence is not achievable, the implication is that the cost ftinctton 
needs amending. 
82 
4.4.5 Progression of the Search Process 
In order to improve the chances of achieving a 'high quality' minimum, Sigma-Delta Modulation 
(Y, AM) is used to define the starting point for matrix s. EAM provides a modulation pattern with 
a fairly well defined fundamental amplitude, and reasonably small low-frequency harmoMcs. The 
Simulated Annealing algorithm proposes amendments to s by sequentially cycling through the 
elements of s, reversing their sign and re-evaluating the cost function. If the sign reversal 
improves the cost function the move is accepted, if it causes an increase in cost (i. e. an uphill 
step) acceptance is dependent on the probability equation (4.35). The equation is evaluated for the 
current temperature, and compared against a pseudo-randomly generated number which takes 
values between 0 and 1. If the random number is less than the value of equation (4.35) the uphill 
step is accepted. Otherwise the element of s concerned is returned to its original value. 
4.4.6 The Cooling Schedule 
The cooling schedule has enonnous influence over the quality of the final result. The process of 
I, - -- nnding a good schedule relies on a great deal of trial and error, intuition, and some insight into 
the particular application. The first requirement is to set the scaling factor, kb, in equation (4.35). 
For example in the tests described below, kb was set such that the probability of acceptance of a 
typical uphill step was 0.1 when the temperature was 1. This demands a "feel" for the size of 
typical function changes (AE). After much experimentation the following cooling schedule was 
adopted: 
STARTING AT T=O, the temperature is increased in steps of 0.1 until 10% of uphill 
moves are accepted. This is analogous to melting a material In the annealing process. 
11 . 
COOUNG: During each cycle, the sign of every element of s is reversed to propose a 
move, as described in 4.4.5. Between cycles the temperature is reduced by 0.5%. This 
continues until no improvement in the cost function can be achieved. 
STEP (11) is repeated twice using starting temperatures of 50% and 33% of the original. 
8 ýý 
By incorporating the 'melting' process, the algorithm finds its own starting temperature, 
appropriate to the particular problem. The Initial figure of accepting 10% of uphill moves was 
used after it was found that allowing too many uphill moves to be accepted initially dissipated the 
benefit gained from using EAM as a starting point. 
4.4.7 Practical Applications 
In practical systems it is usual that an inverter is required to generate variable magnitude and 
variable frequency outputs. Consequently the above process would be repeated over a range of 
different fundamental magrutudes and number of pulses (i. e. frequency). The resulting modulation 
patterns would then be stored in a look-up table for later use by the inverter. Storage of patterns 
for Resonant DC Link inverters can be done very efficiently. For example, a pattern having 
quarter wave symmetry and comprising 100 pulses per quarter cycle may be stored as a 25 digit 
hexadecimal number. Even where many patterns must be stored, the notation is very compact. 
During operation the inverter controller simply selects the pattern appropriate for the demanded 
magnitude and frequency conditions, and converts it to a quarter-wave symmetrical binary 
sequence. 
4.4.8 Results of Tests Using Simulated Annealing 
Typical results are shown below to allow comparison to be made between Simulated Annealing, 
and a search method which never accepts uphill steps. This second method will be referred to as 
the 'direct search' method. The same cost function was used for each method, and moves were 
suggested in the same manner. To aid comparison some results are shown in tabular fortri, and 
some in graphical form. 
Table 4.1 shows cost function values obtained using Simulated Annealing and direct search 
methods. In every case it can be seen that some improvement in cost function was possible. This 
was found to be true in all tests, though it cannot be proved mathematical Iy. The 'Number of 
Controlled Harmonics' refers to the number of odd, non-triplen harmonics which the cost function 
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attempted to minimise. Additionally the fundamental was controlled to within 5% of a given 
1 in nominal value. The fourth column of the table shows the initial value of cost function obtai ed 
after applying Sigma Delta Modulation. This indicates how the final cost function value 
compares to the starting value in each case. 
TEST Nominal 
Fund- 
amental 
No. of 
Controlled 
Harmonics 
Initial Cost 
Function Value 
(SIGMA DELTA 
MODULATION) 
Final Cost 
Function 
Value 
(DIRECT 
SEARCH) 
Final Cost 
Function Value 
(SIMULATED 
ANNEALING) 
% Improvement 
In Cost 
Function 
1 0.8 9 0.078796 0.0400 0.0378 5.50 
2 0.55 14 0.129647 0.0832 0.07946 4.50 
3 0.55 4 0.041216 0.0289 0.0047 83.7 
4 0.2 12 > 106 0.1212 0.0379 68.7 
5 1.0 14 0.128366 0.1284 0.110 14.3 
6 0.65 19 0.18822 0.1364 0.126 7.62 
7 0.35 12 0.052944 0.0529 0.0409 22.7 
8 1.15 11 > 106 0.1304 0.077 41.0 
Table 4.1 Comparison of Search Methods 
Figures 4.12(A) and 4.12(B) show, respectively, the theoretical harmonic spectra for a clamped 
Resonant DC Link Inverter using switching strategies derived by the Simulated Annealing 
technique, and Direct Search technique. These were obtained by evaluating equation (4.36). The 
nominal fundamental is 0.2. Nine han-nonics were minimised. It can be seen that it is possible to 
reduce the amplitude of the harmonics to very low values. Typically harmonics can be reduced to 
less than 2.5% of the fundamental amplitude. Triplen voltage harmonics do not cause currents to 
flow in three-phase loads without a neutral line, consequently no attempt was made to minimise 
them. Odd tnplens are marked on the spectra Nvith a T. The harmonic labelled F denotes the 
first un-mininused non-triplen harmonic. Figure 4.13 demonstrates how a band of harmonics, 
remote from the fundamental, may be minimised. In this test 7 harmonics were minimised starting 
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Figure 4.12 Comparison of Simulated Annealing and Direct Search Methods 
with the 13th. The nominal fundamental value is 0.55. Figure 4.14 shows the spectra obtained by 
computer simulated Sigma-Delta Modulation, which is used as the starting point for the 
simulated annealing process. Figure 4.14(A) was obtained using the same conditions used f lo r 
Figure 4.12, and Figure 4.14(B) was obtained using the same conditions as Figure 4.13. It can be 
seen that although YAM produces low values of han-norUcs, control of individual harmonics is not 
possible. 
Although the Simulated Annealing algorithm relies on a random number generator for Its 
operation, the results shown above are repeatable if the system is cooled slowly enough. The test 
results were calculated on a desktop PC, taking around 15 to 20 minutes per run. It is not 
possible to say how close the final results are to the global nunii-num, although comparisons can 
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Figure 4.14 Spectra Due to Sigma Delta Modulation 
be made against optin-ýsation techniques which only accept downhill steps. These show that 
Simulated Annealing offers an improvement in the minimum which can be obtained. The 
magnitude of this improvement depends on how good a minimum was found in the first instance. 
The Cost Function suggested in the work deschbed above is one suitable for approximating 
han-nomc elimination. However many other cost functions could be derived to optimise different 
parameters. 
4.5 CHAPTER SUMMARY 
Delta Modulators are frequently used in conjunction with Resonant Converters since they may be 
synchronised with the resonant link, are simple to implement, and generate waveforms with fairly 
low hannonic content. However control over individual harmorucs, or complex functions of 
harmonics is not possible. In hard-switched converters this problem can be avoided since Pulse 
Width Modulation (PWM) may be employed. Direct application of PWM is not a viable 
proposition for RDCLls. However PWM control may be approximated if certain control and/or 
topology changes are made. These schemes suffer from several disadvantages including increased 
device loss, or increased circuit complexity. Another alternative is Discrete Pulse Modulation, 
which may be implemented on an un-modified RDCLL The problem here is in selecting the 
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appropriate switching pattern from the myriad possibilities. Simulated Annealing is a way of 
tackling this problem, and requires only modest computing facilities. 
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Chapter 5 
Implementation of a Laboratory Test Rig 
5.1 INTRODUCTION 
A low power test-rig was constructed, primarily to allow investigation and verification of the 
modulation process being proposed for the Resonant DC Link Inverter. The converter had a 
rating of approximately RVA, which was selected as a compromise between cost and the desire 
to operate at power levels which are typical for applications of the RDCLI. This chapter begins 
with a review of the control requirements of the resonant circuit, followed by a description of the 
implementation of a micro-processor controller. The performance of a pre-programmed 
modulation strategy is compared against the theoretical results, this includes a test of the effect 
which loading the converter has on the efficacy of the modulation process. Finally the design of 
the major system components is summarised . 
5.2 CONTROL METHODOLOGY 
5.2.1 Basic Control Requirements 
The first stage of the test-rig was based on the circuit shown in Figure 3.1. As given by equation 
(3.14), the condition for the clamp switch (T) to be turned off is when the resonant inductor 
current has the value: 
v 
IL = Ix 
DC jký(2 
- k) ZO 
(5.1) 
This ensures that the voltage on C reaches zero during the follow' I is r ing resonant cycle. Using thi 
equation, the key measurement parameters for control of the resonant circuit can be identified: 
A measurement of Ix to allow evalLiation of (5.1) 
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*A measurement of the current in the resonant inductor to indicate when equation (5.1) 
has been satisfied. 
An i-ndication that current has begun flowing through the clamp diode, Dc. This is 
necessary so that Tr may be turned on in anticipation of the subsequent reversal of 
current which takes place. 
*A detector to announce that the resonant voltage has reached zero. This identifies for 
the controller, the point at which the switches of the output stage may change state. 
'CLAMP 
Current Sensor 
Ben 
-E 
CCIamp 
fj- IL 
r 
ix 
ffm- lw 
Lr Uv 
Zero- VDC Cr Crossing 
Detector 
Figure 5.1 Position of Measurement Devices 
The values of Lr, Cr, k, and VDC may be considered to be constant and as such are entered into 
the control system over a serial PC link, by the user. Figure 5.1 shows the resonant components 
and the positions of the transducers necessary to take the readings described above. The current 
transducers are of the Hall effect type, having a bandwidth of lOOkHz, and range of 50A. The 
zero-crossing detector requires careful design. Its sense tenninals are connected to a high voltage, 
rapidly changing source. If potential dividing resistors are used, they require a high power 
dissipation capability, yet loxv inductance to prevent phase shifts from being Introduced Into the 
measurements. Consequently many \vlre\\'OLind varieties are unsuitable. The circuit diagram of 
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the detector is shown in Figure 
5.2. A 'threshold adjustment' is 
provided to set the voltage level at 
which the detector indicates 'zero' 
volts. This allows early trigger-ing 
in order that the microprocessor 
can prepare to change the state of 
the sWitches. The threshold level 
H. V. 
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Crossing 
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15kci 
lWatt 
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Opto- Micro- 
Isolato processor 
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Comparator 
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391<0 
Power 
Circuft -------------- 
Ground -15V L-V Supply 
Figure 5.2 Zero Volts Crossing Detector Schematic 
is typically 25 Volts. An 
additional benefit of detection 'above zero' is an improvement in reliability, since rapid transients 
may cause the resonant voltage to fall short of reaching zero. This condition would otherwise lead 
to modulation error. 
5.2.2 Microprocessor Controller 
It was intended that the test-rig should operate with a nonunal link ftequency of 20kHz. The link 
frequency deten-nines the minimum response time required of the controlling circuitry. The 8051 
range of microcontrollers was selected to perforin the control function due to their low cost and 
OUTPUT- 
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DRIVERS Afeasuretnent 
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8-bit 8-bit 
data data 
Measureinent A/D D/A 
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Comparator 
Clamp 
_b, 
Clamp 
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Driver 
cessor 
Defection 
serial Zi ero 
Litik Crossing 
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Figure 5.3 Basic Microprocessor Functions 
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reasonable cycle time of IRs. To allow interfacing of the nucrocontroller with the analogue 
resonant circuit, Digital-to-Analogue (D/A) and Analogue-to-Digital (A/D) converters are used, 
as shown schematically in Figure 5.3. A problem which exists with this arrangement is the 
relatively long conversion tiMe of low cost A/D converters. The ZN439 used here has a 
conversion time of 5ýts which compares extremely well with other converters in its price range. 
However, 5ýis is an extremely long time compared to the period of the resonant cycle (which is 
50ps In the case of a 20kHz link). As a consequence, it is not possible to treat A/D conversions 
as 'real-time' readings. To circumvent this difficulty, the value of I is read only once into the x 
microprocessor by an A/D converter (IX does not change appreciably during one resonant cycle). 
This enables equation 5.1 to be evaluated giving the Turn-off condition' for 1L. This value is 
loaded into a D/A converter which allows comparison against the actual value of inductor current 
in analogue form using a comparator IC. Thus the response to the tum-off condition being met is 
almost instantaneous. 
5.2.3 Microcontroller Program 
The 8051 microcontroller has a l[ts cycle tu-ne, with instructions taking 1,2, or 4[ts to be 
completed, depending on their complexity. Compared to the resonant period of 50[ts, these 
computation times are significant and require careful distribution of the computation tasks 
throughout the resonant cycle. To aid the design process it is useful to write expressions for the 
length of each part of the resonant cycle, given the values of L, and C, as shown below: 
Consider the resonant pulse shown in Figure 4.9, which represents the ideal case, where Mode A 
and C are symmetrical. Assume the pulse starts at time t=O. The equation for the resonant 
capacitor voltage during Mode A is given by; 
V -:::: V- VDC COS(COO C DC 
where . 60 - J-Icl 
(5.2) 
At the point where the clamp engages, the resonant capacitor voltage has the value kV DC- Thus, 
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kVDc = VDc (I - coý c(, I)) (5.3) 
therefore; 
t=1 cos-'(I - k) (5.4) Co 
The length of Mode C is similarly found to be given by equation (5.4). The current in the inductor 
during Mode A may be described by: 
r 
-ý: r- 'L = 
Lý. 
V, sin(. 6,, t) +I, 
At the end of Mode A, where the time is given by equation (5.4), 
`ýr- 
VD, 
sinc, cos-'(1 - k) + Ix go 
Rearranging using the identity sin cot = 
VI 
- cos'(--Ot) yields; 
COS2 
(COS 
-1 k)) + Ix 
therefore, 
VDC 
iL - ZO 
J(2 
- k) + Ix 
where Zo =L 
r-, Lýrr- 
(5.5) 
(5.6) 
(5.7) 
(5.8) 
This identifies the inductor current at the start of Mode B. Let the resonant component of this 
current during Mode B be given by 1B, thus: 
cl, 
Start of End of 
Mode B Mode 8 
0- 
Figure 5.4 Current in Lr 
IB 
- 
VDC 
, 
rk(2 
- k) ZO 
(5.9) 
During Mode B the current in 1L changes linearly as shown 
in Figure 5.4, under the II influence of the clamp capacitor. In 
the ideal system, charge balance would be maintained on the 
clarnp capacitor due to the absence of losses. Thus before 
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the clamp switch is opened, the resonant component of current would be allowed to reverse 
direction, and increase until its magnitude was equal and opposite to the initial value. (i. e. all the 
charge added during clamping would subsequently be removed). As a consequence, the current in 
Lr changes from 'B+'X to -'B+'X. The following expression may therefore be written, having the 
general form V=L 
di 
dt 
VDc(k - 1) - L,. 
21' 
= L, 
2VDc Vk(2 k) 
tb ZOtb 
which gives; 
2V -LC, 2- k) 
tb =- (k 
Combining (5.4) and (5.11) gives an expression for the length of the ideal resonant pulse: 
JF2 k) 
tpulse= 2 Jý, C, cos- (1-k) +- (k 1) 
(5.11) 
(5.12) 
Thus, for a Resonant Inverter having a clamping coefficient of 1.4, Modes A and C each occupy 
23.2% of the resonant cycle (I 1.6gs in a 20kHz link system), and Mode B occupies the 
remaining 53.6% of the cycle (26.8p in a 20kHz link system). 
Figure 5.5 shows the overall flow of the controlling prograrn. The diagram is fairly self- 
explanatory, but the following notes are provided to aid understanding: 
An interrupt timer is provided. This continually counts down from a preset value. If it 
reaches zero (which takes 200p) the power circuit is shut down. During normal 
operation the timer is reset each time a zero-voltage crossing is detected. Thus, if the link 
oscillations cease for any reason, the circuit automatically turns off within 200p as a 
safety precaution. 
The 'turn-off condition' entered by the user is the evaluation of the follow- ing expression. 
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VDC 
ZO 
(5.13) 
which forms part of equation (5.1). This is transnutted to the 805 1 microcontroller via a 
serial communications link before the resonant circuit is started. 
0 The output of the comparator which controls the clamp switch is passed through a gate, 
which enables the microprocessor to determine the periods of time during which the 
comparator is able to turn on the switch. This is because conditions exist during Modes A 
and C which would otherwise cause the comparator to (erroneously) turn on the clamp 
switch. Thus it is only enabled during Mode B. 
5.2.4 Implementation of the Clamp Circuit 
The clamp is shown in Figure 5.1 simply as a capacitor. In fact, it has a floating DC power 
supply in parallel with it, which maintains the clamp voltage. This allows a precise and easily 
variable value of clamp voltage in the experimental environment but in practice it may be 
prohibitively expensive. The DC supply could be replaced by a simple 'charge pump' circuit 
which maintains charge balance on the clamp capacitor. Another alternative is to briefly turn on 
two switches in one leg of the inverter stage during the zero voltage periods of the resonant link. 
This causes the current in the resonant inductor to ITICrease, which stores energy that is 'dumped' 
into the clamp capacitor when the clamp engages. Disadvantages of this scheme are that it 
increases slightly, the switching losses of the inverter devices, distorts the link waveform, and 
requires fast switches if accurate control is to be achieved. 
The 'bus shorting' scheme was tried experimentally. Normally the DC supply to the clamp draws 
around 300mA when the inverter is on no load. By implementing bus shorting, the current could 
be satisfactorily reduced to almost zero. However, if the shorting periods are excessive then the 
clamp voltage rises and the conditions for oscillation can no longer be met. Maintaining charge 
balance on the clamp capacitor was found to be difficult since the bus shorting mechanism was 
controlled by the 805 1 microcontroller x,,, hich quantises the shorting periods at I [ts due to its 
cycle time. As a consequence the control was fairly imprecise. This situation could be resolved by 
9 
using a faster microprocessor, for example one of the Analog Devices 2lOx family of Digital 
Signal Processors. 
User enters 'Turn- 
ofr Condition Via PC link 
NO 
Enable clamp switch to start resonance. Load 
initial comparator value into D/A 
Has comparator tumed off clamp switch? 
I Yes 
Inhibit clamp switch 
NO 
Has zero-crossing been detected? 
Yes 
Update output switches from modulation pattern store 
I Reset interrupt timer I 
No 
Has current been detected in clamp? 
I Yes 
I Enable clamp switch I 
I Request A/D conversion of 1,1 
NO 
Conversion complete? --C 
I Read in value of I, and evaluate equation 5.1 1 
I Transmit result to D/A I 
Prepare next output switch configuration using modulation 
information, in readiness for next voltage zero 
INTERRUPT 
Timer>200gs? 
STOP CIRCUIT 
OPERATION 
Figure 5.5 Flow Diagram of the Core of the RDCLI 8051 Microcontroller Program 
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5.3 PRACTICAL RESULTS 
5.3.1 RDCLI Waveforms 
In this section voltage and current waveforms and spectra obtained from the test-rig are 
presented. This allows comparison with the theoretically derived values. Photographs are 
included in a later section to identify the various components of the system. Figure 5.6(a) shows 
the voltage on the resonant capacitor, and Figure 5.6(b) shows the current in the resonant 
(a) 
ov 
OA --b- 
y: 5A/div x: 10ýts/div Resonant Inductor Current 
Figure 5.6 Waveforms of Link Voltage, and Inductor Current 
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y: 1 OOV/div x: 20[ts/div Resonant Link Voltage 
inductor with the corresponding link voltage waveforrn Indicated with a dotted line. These images 
were captured with the inverter on no load, and with the following conditions: VDC: --248V, 
k=1.42, Cr=0.56ýff, Lr=102ýLH. 
Using the measured values of k, Cr and Lr, and equation (5.4), the theoretical value for the length 
of Modes A and B, as defined in Figure (4.9) is 15.2[ts. Modes A and B were measured 
practically, as shown in Figure 5.6(a), and found to be approximately 15[ts. Mode B is given 
theoretically by equation (5.11) as 32.4[ts. Practically it was measured as being approximately 
32Rs. The condition for the clamp switch to turn off at the end of Mode B is given by equation 
(3.14) as -16.65A. From Figure 5.6(b) it can be seen that the measured value is approXimately 
-15A. Slight discrepancies can occur in this value, due to the 'threshold' of the zero crossing 
detection circuit which allows resonant operation without 'perfect' zero crossings. 
Figure 5.7 shows the measured clamp current. It can be seen that the current flow onto the clamp 
capacitor is very different from the theoretical waveshape. The 'rmgmg' of this current is a 
function of the circuit layout which has introduced a significant quantity of parasitic inductance. 
The floating DC supplies which maintain the clamp voltage are a major contributory factor to the 
inductance. However, as can be seen from the link voltage waveform, this parasitic resonance 
does not affect the overall circuit operation, though it may lead to higher losses. 
Current Current 
in diode ir switch 
OA 
y. 1 OA/div x: 1 Oýts/div Clamp Current 
Figure 5.7 Clamp Circuit Current 
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To allow a complete companson between the theoretical and practical waveforms, tests were 
carried out with the inverter driving a static inductive load. The load cons isted of a 3-phase, fan 
cooled, resistive load bank which was impedance-matched using a step-up transformer. Air cored 
inductors were included to increase the load inductance. Because the inverter does not have the 
facility to 'ramp-up' its output, it was found that the sudden application of voltage to the matching 
transfon-ner caused magnetic bias. This bias led to excessive currents, preventing correct 
operation of the inverter. This problem was cured by supplying the load via a 3-phase variable 
autotransfon-ner, allowing a 'manual' voltage ramp-up. In practical implementations this problem 
could be avoided by providing sufficient pre-progranu-ned pattems to allow the output voltage to 
be stepped up gradually. The parameters of the load were measured for use in the simulation, and 
are presented below 
Rs: 0.792 LM: 0.63H 
LS: 0.025mH Lr: 0.00916mH 
Rr: 5.10, or 3.42 depending on the load bank setting. 
Figure 5.8 shows the han-nonic spectra of the phase voltage for the first load test. This will be 
referred to as modulation pattern 1. This pattern which was generated using Simulated Annealing, 
0.25 
... 
Simulated 
0 Measured 
0.2 
0.15 
U. I Minimised Harmonics 
0.05 
0 
1 59 13 17 21 25 29 33 37 41 45 49 53 57 61 65 
Harmonic Number 
Figure 5.8 Simulated and Measured Spectra for Pattern 1 Phase Voltage 
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minimises 9 han-nonics as indicated in the figure, and produces a fundamental Of nominal 
magnitude 0.2p. u. Note that these conditions are the same as those used for the example spectrum 
shown in Figure 4.12(a), however there are some differences in individual amplitudes as a slightly 
different cooling schedule was used in the Simulated Annealing process. It can be seen from 
Figure 5.8 that close agreement is obtained between the measured and simulated values. Figure 
5.9 shows the current wavefon-n which is obtained when this voltage wavefonn is applied to the 
load described above. 
')ýh 
I 
N4ý1, 
x: 2ms/div y: 1A/div Phase current 
Figure 5.9 Measured Phase Current Waveform 
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Figure 5.10 Simulated Phase Current for Pattern 1 
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Figure 5.10 shows the current waveforrn which was obtained by the method of simulation 
described in Chapter 3. It can be seen that the waveforms are very much alike. Some of the 
'spikes' on the practically measured waveforrn are slightly higher than m the case of the simulated 
waveform. This is probably due to capacitively coupled currents, for example in the transformer 
windings, which are not taken into account by the simulation. 
Figure 5.11 Measured Phase Current for Pattern 2 
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Figure 5.12 Simulated Phase Current for Pattern 2 
To allow a further comparison between the simulated and measured values Figures 5.11 and 5.12 
are given above. These wavefornis Nvere generated using 'pattern 2' which has a nonlinal 
fundamental of 0.55 per unit, and 100 pulses per quarter cycle. The minimised harmonics number 
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7, and lie in a band which commences at the 13th harmonic. It is the fact that a band of 
harmonics are eliminated, which accounts for the more distorted appearance of the current 
wavefon-n compared to the tests using pattern 1. The load bank was set to 3AQ per phase for this 
test. Again, it can be seen that agreement is close between the measured and simulated values. 
However, a further factor which leads to discrepancies is the high frequency behaviour of the load 
matching transformer. The simulation model does not account for this but assumes a linear model 
throughout the frequency range. 
As an additional test of the simulation and efficacy of the modulation process, a comparison of 
measured and simulated spectra of the phase voltages is given below in Figure 5.13. Note: The 
simulated spectrum was obtained using the simulation program described in Chapter 3, rather 
than the equations given for the 'ideal case' in Chapter 4, and apply to the loaded converter. 
0.6 
Simulated 
Measured 
0.5 
0.4 
CL 
0.3 
CL 
E 0.2 
0.1 
CS Minimised Harmoni 
7-7-]E 'An 
0 T- III 
59 13 17 21 25 29 33 37 41 45 49 53 57 61 65 
Harmonic Number 
Figure 5.13 Simulated and Measured Spectra for Pattern 2 Phase Voltage 
To allow an investigation of the effect which loads have on the modulation process, further tests 
ion pattern having a nominal fundamental of 1.0 per unit, xvith were carried out using a modulati 
tile loxvest II harmonics mininused, and having 125 pulses per quarter cycle. This generates a 
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m Measured 
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Minimised HarmonIcs 
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13, 
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x: 10ms/div y: 5A/div Phase Current Harmonic Number 
(a) (b) 
Figure 5.14 Phase Current and Comparison of Measured and Simulated Spectra for Pattern 3 
waveform having a fundamental frequency of 31AHz. For completeness, the measured phase 
current is shown in Figure 5.14(a) and a comparison of measured and simulated spectra for the 
no-load phase voltage waveforms given in Figure 5.14(b). In Figure 5.15 a comparison is given 
between the spectrum of the phase voltage wavefon-n with no load on the converter, and the 
spectrum obtained with the load bank set to 5. M/phase. (i. e. when supplying the current 
waveforrn shown in Figure 5.14). It can be seen from this comparison that even under load, 
minimisation of the required harmonics is achieved although the amplitude of some of these 
harmonics may increase slightly due to distortion of the link wavefon-n. The magnitude of the 
fundamental is somewhat reduced due to the distortion, and also due to the drop in VDC which 
occurs due to the source impedance. 
0.9 
... 
No Load 
0 With Load 
0.7 
d) 
O. S 
0.4 
E 
0.3 
0.2 
Minimised Harmonics 
0.1 
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Figure 5.15 Comparison of Phase Voltage Spectra With, and Without Load 
103 
Figure 5.16 shows the phase current which flows with the load bank out of circuit. This current is 
the magnetising current flowing into the load matching transformer when modulation pattern 3 is 
applied. This allows an approximate value for the Magnetising Inductance, Lm. to be calculated. 
It is assumed that the iron loss in the transformer is negligible and thus R, may be considered 
infinite. The fundamental of this wavefon-n has an approximate amplitude of IA, and frequency 
3 1.41-1z. The phase voltage has an amplitude of 1. Op. u. x"= 124V. Tbus the Magnetising 
V 
2 
Inductance is approximately 0.63H. 
Figure 5.16 No-Load Phase Current With Pattern 3 
5.3.2 Switching Locus 
As explained in Section 2.1, the switching locus gives an indication of the switching loss which 
occurs during switch commutation, and thus is an important measure of the efficacy of a 
snubbing or soft-switching arrangement. To record the locus, the current flowing through one 
switch of the inverter and the voltage across it, were measured. A section of each of these traces 
is show in the time domain in Figures 5.17(a) and 5.17(b) respectively. The waveform. of switch 
voltage was then applied to the Y amplifier of an analogue oscilloscope, and the current 
waveforin applied to the X amplifier. The oscilloscope beam then traces out the switching locus, 
A digital ly-scanned photograph of the trace with superimposed graticules, is shown in Figure 
5.18. For clarity the photograph is shoNvn as a negative. It can be seen that the area under the 
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locus is immeasurably small. This is an extremely important result as it points towards very low 
switching losses. Additionally it may be seen that the theoretical locus shown In Figure 2.4 is in 
fact somewhat pessimistic in its prediction of the area enclosed by the trajectory. 
rh 
0-- 1 ijuloi -I 
11111H 11 
IR if 
I Hill H 
FT 
x: 2ms/div y: 5A/div Switch Current x: 100p/div y: 100V/div Switch Voltage 
(a) (b) 
Figure 5.17 Current and Voltage Waveforms for an Inverter Switch 
Figure 5.18 Switching Locus. x- 5A/div, y. 10OV/div 
5.3.3 Photographs of the Test-Rig 
11, tills section photographs of the output stage of the test-rig are presented with a brief 
description to aid identification of the major components. 
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Figure 5.19 Side View of the Test-Rig 
On the bottom layer 3 PCBs supporting switches of the output stage can be seen. The two top 
PCBs form part of the input stage which is described in Chapter 6. To the left of the output 
switches is the resonant inductor, (divided into two separate inductors). The blue electrolytic 
capacitor at the front is for power supply smoothing, the one at the back is the clamp capacitor. 
Figure 5.20 Plan View of the Test-Rig (with input stage removed) 
The yellow group of capacitors at the 
far end of the rig form the resonant capacitor. 
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Figure 5.21 Overview of the Test Facility 
In the centre lies the power circuit. To the right of this are the signal conditioning and control 
boards, to the left on a small circuit board is the zero-crossing detector circuit, and to the far left 
are the supplies feeding the clamp capacitor. 
Figure 5.22 Microprocessor Control Board 
To the right is the 8051 microcontroller. To its left are the A/D and D/A converters. On the far 
left are the control circuits for the IGBT drivers. 
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5.4 DESIGN OF THE NUJOR SYSTEM COMPONENTS 
5.4.1 Resonant Inductor and Capacitor Design 
The principle motivation for constructing a test ng was for the investigation of modulation 
strategies, and control procedure. As a consequence, no attempt was made to optunise system 
parameters through the selection of Lr and Cr values. There are many criteria affecting the choice 
of these two component values, and these are discussed in some detail in Chapter 7. For the 
purposes of constructing the test rig, a nominal resonant frequency of 20kHz was selected, since 
this is above the audible frequency range, yet places modest demands on the switching frequency 
of the power devices. Since the resonant frequency, fr, is given by this defines 
2 7rVLC, 
the ratio between Lr and Cr. The actual inductance and capacitance values were selected on an 
intuitive and cost basis such that the components had similar physical size. The nominal values 
selected were Lr-=100[tH, and Cr=0.63gF. The design process for the inductor is an iterative one, 
but rather than explaining every step taken, the description below simply justifies the final design. 
To minimlse size, and reduce the amount of copper required (and hence reduce copper losses), it 
was decided to opt for a ferrite cored mductor. The mductor must be rated to carry the IIA 
current and superimposed resonant current. The peak link current is detennined by, and equal to, 
the peak phase current. For a converter such as this with a 240V DC supply, the maximum phase 
voltage is 108VRMS, which means that the phase current for operation at RVA is 16.04A, or 
approximately 22.6A peak. However, during the design procedure it was found that working With 
a value of 15A gave a significant cost saving. The consequence of this is for flux levels to be 
higher than those recommended by the core manufacturer, leading to increased losses. This 
proved not to be a problem for the laboratory test-rig, where only transient capability is required. 
The core material grade '3C85' was selected, which is suitable for medium frequency operation 
(i. e. up to 200kHz). The manufacturers supply graphs of 'l., 
2L' for their cores [6 1 ], where 1,11 Is 
the peak current flowing in the windings, and L is the inductance. 
From equation (5.5) it can be 
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seen that the peak current in the inductor for these values of L and C is approximately rr 
19+15=34A. Thus Im2 L=342XIOOXIO-6=0.1156. The Philips EE65/32/27 core was selected 
because of its high Im2L value. To allow sufficient space to fit the windings onto the coll former, 
it was found to be necessary to divide the inductance into two separate components each 
consisting of two EE65/32/27 core halves, having an Im2L value of 0.0578. From the IM 2L graph 
it may be found that a 2mm centre-leg air gap is required (or Imin distributed gap). The core 
manufacturers also specify an 'AL' value. This defines the inductance for a given air gap, where 
L=N2AL (in nH). N is the number of turns. AL for these core halves with a Imm air gap (defined 
in the databook as 0.5nim per core half) is approximately 322. Therefore for each inductor (of 
ý(nH) 
nommal value 50pH), the number of turns required is 
F- 
= 12 (to the nearest turn). To AL AL 
alleviate the problems of skin effect, bundled strands were used for the windings. The optimum 
gauge of wire for this application is given in reference [62] as 19AWG (20SWG). To give the 
required current carrying capability 7 strands are required in each bundle. 
The capacitor specification was very straightforward. Polypropylene capacitors were used due to 
their excellent low-loss high fTequency performance, and ability to withstand continuous 
application of high AC voltages. 
5.4.2. Power Device Selecfion and Gate Driver Circuits 
Figure 5.23 shows the IGBT and associated gate drive circuitry. IGBTs were selected for their 
ease of driving. The International Rectifier IRGBC40U IGBT which was used, is of an ultra-fast 
variety, rated for use at greater than IOkHz. Its voltage rating of 600VCEO and current rating of 
40A (at 25'C) are appropriate for the desired converter rating of 3kVA. The drive circuit for the 
IGBT is supplied via a DC-DC converter which has floating outputs, and Is controlled via an 
opto-isolator. Thus there is complete galvanic separation between the low-voltage and high 
voltage circuits which reduces the probability of the power circuit interfering with the control 
circuitry, and allows the necessary high voltage excursions by the gate of the 'top' device in each 
leg of the Mverter bridge. 
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Figure 5.23 IGBT Driver Circuit 
5.5 CHAPTER SUMMARY 
It is possible to achieve effective control of a Resonant DC Link Inverter using one fairly simple 
microcontroller, such as an 805 1, in conjunction with AID and D/A converters. Equations may be 
derived to descnbe the time domain operation of the resonant circuit, and also the hannoruc 
spectrum which is generated by the RDCLI when applying a given modulation pattern. These 
equations were shown to accurately predict the converters operation by companson between 
practically measured, and simulated results. Some discrepancy was evident due to 
approximations and simplifications made in the simulation program. For example, the simulation 
assumes a linear response for the load over the entire frequency range 
It is possible to achieve han-nonic minimisation in practice using the modulation techniques 
outlined in Chapter 4. When the converter is under load some distortion of the resonant link 
waveform occurs which affects the modulation process to a small extent. but effective harmonic 
i-ninimisation is still achieved. A measurement taken from one of the inverter switches revealed a 
very small area contained by the switching locus. indicating that the conditions exist for very low 
sN\, itclinig loss Nvith this type of converter. 
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Chapter 6 
Soft-Switched Unity Power Factor Input Stages 
6.1 Introduction 
Recently there has been heightened interest in improving the current wavefonns drawn by the 
input stages of converters. Among the various reasons for this are the stricter regulations being 
imposed by supply authorities for operating equipment at poor power factor, and limiting 
harmonic pollution of the supply. The constraints are even more deman&mg In the rail traction 
environment where there may be further restrictions imposed to prevent interference with 
signalling and communications equipment [63]. The problems are compounded yet further where 
rail vehicles are supplied by single phase AC, compared to the industrial situation where 3-phase 
AC is most common. The result of this is higher line current for a given load, and thus increased 
probability of interference. 
The discussions so far have centred on the output stage of the Resonant DC Link Inverter, 
assuming a DC supply to be readily available. However m many cases, rail vehicles are supplied 
from an AC source which must firstly be rectified by the converter. This may be achieved using a 
siMple diode bridge, but as will be seen in this chapter, this is not desirable in ternis of the size 
and weight of the converter, or the harmonics it generates. This is becoming a more significant 
factor as the demands on train auxiliaries are beconung greater, fuelled by increases in passenger 
comfort facilities. Due to the larger auxiliary supplies, they contribute more significantly than 
ever, to the overall psophometric current of a tram. Additionally improvements in traction 
converter front-ends mean that the level of psophometnc current emanating from the auxiliaries is 
proportionally even greater. As a consequence, the argument for improving the quality of the 
input waveform. of auxiliary converters is becoming more convincing. 
In this chapter, methods of input-current shaping are briefly reviewed, and a converter system 
proposed which implements shaping using a soft-switched converter topology, thereby reducing 
the device losses. This converter is based on the Resonant DC Link Inverter and thus has the 
associated restriction of Discrete Pulse Modulation. A suitable modulation strategy is outlMed, 
and verified by companson with results from a low-power test-ng. 
6.2 REVIEW OF INPUT-CURRENT SHAPING CIRCUITS 
6.2.1 Hard-Switching Input-Current Shaping Topologies 
A common and very simple active rectifier is the I -switch variety as shown in Figure 6.1. [64] In 
general, the inductor may be placed either on the AC or DC side of the rectifier vvithout affecting 
the circuit operation. The switch TI is opened and closed momentarily to cause small increments 
and decrements in the inductor current, thus shaping the input current, 'IN- This approach is 
attractive due to its extreme simplicity and low device count; however, the harmonic control 
achievable is quite limited. It is not possible to control individual harmonics using this scheme. 
Other, more efficient topologies are possible, for example the 2-sWItch H-bridge [64] but the 
degree of han-nonic control is the same as the one sVVItch type. 
Figure 6.1 1-Switch Active Bridge Rectifier 
A more effective, although more complex form of converter is the 'Pulse Converter'. This type of 
converter may be considered as a single-phase inverter bridge operating In ant'-parallel with a 
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Figure 6.2 Pulse Converter Equivalent Circuit and Phasor Diagram 
diode-bridge. The inverter bridge is used to generate a voltage waveforrn which controls the flow 
of current through an inductance. This is shown schematically in Figure 6.2(a). Vs is the supply 
voltage amplitude, V is the fundamental component of the converter voltage and L is the source cs 
inductance (it is assumed that the inductor resistance is negligible). Figure 6.2(b) shows the 
phasor diagram pertaining to this arrangement, V is the phase angle between Vs, and VC. The 
operation of the pulse converter is discussed in more detail below. A basic implementation of this 
type of converter is shown In 
Figure 6.3. A disadvantage 
of this scheme is the addition 
of 4 switchmg devices to the 
basic rectifier configuration, 
sigmficantly mcreasing the 
cost. Attempts have been 
Figure 6.3 4-Switch H-bridge Rectifier made to address this 
problem, for example the 2-switch asymmetrical half-bridge circuit shown in Figure 6.4. The 
disadvantage of this implementation is that the input current must pass through 4 semiconductor 
devices as opposed to 2 in the case of the 4-swItch H-brldge scheme. A further posslb'lltY was 
suggested by Enjeti arid Rah-nimi [65], which only requires 6 switching devices to implement both 
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Figure 6.4 2-Switch Asymmetrical Half-Bridge Rectifier 
input and 3-phase output control. However it uses a split capacitor link which must be capable of 
carrymg the full load current. 
Clearly there are many ways of implementmg a converter which has the properties of a pulse 
converter; however, all the topologies outlined above employ hard switching and thus suffer from 
high sVAtching losses. In order to alleviate this problem, Thiyagarajah et al [66] proposed a 4- 
switch H-bridge pulse-converter using energy recovery snubbers. However as explained in 
Chapter 2, this leads to a considerable increase in circuit complexity. An alternative as discussed 
earlier with regard to the output stage, is to employ resonant topologies, and this is the subject of 
the next section. 
6.2.2 Resonant Current-Shaping Rectifiers 
The I-switch current shaping circuit of Figure 6.1 may be modified as was demonstrated by He 
and Mohan [67], and shown in Figure 6.5. In this circuit, the switch SI shapes the current in 
Figure 6.5 1-Switch Resonant Current-Shaping Rectifier 
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inductance, L or natural in. Ls and Cb are the resonant components which create the conditions f 
commutation of the switch current. A further diode bridge is required to rectify the resonant 
current in order to charge the output capacitor. This increases the overall conduction loss and in 
addition, similar limitations exist on the harmonic control properties to those encountered in the 
hard-switching circuit. 
A different approach is to incorporate conventional hard-sWitching circuits into an existing 
Resonant DC Link topology. This is shown in Figure 6.6 [68] using the 4-sWItch H-bndge 
topology as an example. In this embodiment the zero-crossings of the resonant link are applied to 
the input stage. Consequently the input bridge circuit may also benefit from soft-watching. An 
important feature of this type of circuit is that no additional components are required compared to 
the hard-sNVItching implementation. Many hard-sWitching circuits may be incorporated into zero- 
switching topologies in this manner, for example the single switch boost converter [69], which 
was shown in hard-switching format in Figure 6.1. The disadvantage of doing this is that the 
input stage is constrained to use Discrete Pulse Modulation. This has far-reaching implications 
for the modulation strategy and forms the main issue of this chapter. The 4-switch H-bndge pulse 
converter is used an example throughout, and it is shown how it is possible to implement a pre- 
programmed modulation strategy in order to achieve complex han-nonic control of the input 
current. There is a significant difference in the control of the input stage compared to the control 
of the output stage of such converters, since the modulation pattern must be synchromsed with 
the supply wavefon-n. 
Dc 
Clamp 
cc -T-T, 
l' 
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Figure 6.6 ACRDLI with Pulse Converter Input Stage 
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6.3 PULSE CONVERTER FUNDAMENTALS 
6.3.1 Introduction 
The use of a pulse converter as the front end for a single-phase to three-phase conversion system 
allows four-quadrant operation with near-unity power factor. The four-quadrant operation may 
be described in terms of its two operating regions of 'motoring' and 'regeneration', although in the 
case of an auXillary inverter the load is unlikely to consist merely of motors, and it is unlikely that 
the converter would be required to re-generate. However for sllrnplicity, these ternis will be used 
to describe power flow into, and out of the converter respectively. In this section siMple equations 
will be derived to describe the operation of the pulse converter, and allow siMple design criteria to 
be established. [70] 
6.3.2 Power Flow Equations 
Consider the pulse converter equivalent circuit as shown in Figure 
6.2(a). The resistance of the input inductor, L is assumed to be s 
negligible, and only the fundamental component of the converter 
wavefonn, Vcý will be considered. During 'motonng' the phasor 
diagram is as given in Figure 6.2(a), and during 'regeneration', as that 
shown in Figure 6.7. '0' is the angle between Vs and current, Is* XL 'S 
the reactance of the Inductor Ls, 
Thus, Tý = IsXL 
therefore, Iýzo= 
VZO - V, 1(5 (6.2) 
XL "/ ý/2 
Figure 6.7 Phasor The complex power drawn by the converter, which has real and 
Diagram for Regeneration III imaginary parts denoted by PC and QC respectively, is given byl: 
P+Q=V Z(5 x cot '(I ZO) Ciccys 
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v 
Z-/-'O - Týz -j =VZ(5x c x L'I - 7ý2 
The complex power drawn from the supply is sinUlarly given by PS and Qs as: 
Iý + Qs TýZ'O x conj (I ZO) sis 
Separating the real and imaginary parts gives: 
pý 
V2 ir- vv, 
s=s Co cos(-6+ ý/2) - --'ýV' sin(5) (6.5) XL XL XL 
2V2 
SV 
V, 7, vv 
Sv QS = sin "I) -'' sin(-t5+ 
Y2) c co S( (5) (6.6) XL 2 XL XL XL 
V2 7T) -pýfý pl 
= 
V, VC 
c Co sin (6.7) cos('5+ ý2) - XL XL 2 XL 
V2 V, V, 
sin 
7T-) vc v, 5) c Q, sin(ä+ 72 - 
V2 
i- Co (6.8) XL XL 2 XL XL 
The pulse converter is usually operated at ufflty power factor, as shown in the phasor diagrams in 
V2 / 
Y2) c Z- 
ý/2 
XL XL 
sc 
Vs2 
2 
VVZ(-(5+ý12) 
(6.4) XL XL 
(6.3) 
Figures 6.2(b) and 6.7. This allows the following expressions to be wntten: 
V 
s Co 
- 
V, 
(6.9) 
-I O)L -I x 
-S sL sin((5) v V, 
c 
(6.10) 
Substituting (6.9) and (6.10) into equations (6.5)-(6.8) allows the following expressions to be 
written for the pulse converter when operating in the motoring region, with unity power factor. 
Pc sjs (6.11) 
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Q, = (6.12) 
P =VI (6.13) css 
V2_22 
I 
V1, Vý 
COLS cdýl 
(6.14) 
where VL = I,, o)L,, and is the voltage drop across the input inductance. 
6.3.3 Control Procedure for the Pulse Converter 
The function of the converter is to generate a voltage waveform, Vc5 which is applied to the input 
inductor, Ls, When V is in phase with the supply voltage, V and has equal magnitude, no c Sý' 
current flows into the converter. By introducing a small phase shift, 8, between Vc, and VS1, it is 
possible to cause power to flow into the converter, or to flow out, depending on the sign of the 
phase shift. However under these conditions the converter is not operating at unity power factor. 
To achieve this, the amplitude of VC must also be adjusted until the current and voltage phasors 
exist as shown in Figure 6.2(b) or 6.7. Calculating the required value of Vc is a simple task, but 
in order to develop and control the system it is necessary to know what limits exist on the 
workable values of 6 and Vc, These firr: tits are exanuned in section 6.3.4 and 6.3.5. 
6.3.4 Control Limit onb 
From equation (6.9) V, = V, coý (5). If this is substituted into equations (6.7) and (6.8), the 
power flow into the converter may be wntten as: 
pl= 
c 
V cos(J). V. sin ((5) c 
Q'i = 
WLI 
V2 
c 
2wL 
- 
VC 2 
sin(28) 2 wL, 
(I 
- cos(15)) 
(6.15) 
(6.16) 
From these equations it can be seen that when 8--0, both PC and Qc are zero. As 6 increases the 
active and reactive power increase. PC reaches a maximum when (5 = 
Y4 
* 
At this point PC=Qc. 
Note that even though there is reactive power flow into the converter itself, the current is drawn 
from the supply at unity power factor. If 6 is increased above this value PC decreases, but QC 
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continues to increase. This is not a useful region for control purposes since not only are the 
converter losses increased by the excessive flow of reactive power, but very large values of V. 
are required to maintain unity power factor. This would be wasteful of the modulation range of 
the converter. Thus in practice the useful operating range is: 
7r Oý8ý- 
4 
6.3.5 Control Limit on The Converter Fundamental, Vc 
Examination of Figure 6.2(b) shows that the minimum value of Vc occurs when Vc and Vs are In 
phase (and hence have equal magnitude). Note that this assumes that unity power factor is 
maintained throughout. Although current would flow if Vc were made smaller than this value, it 
would not be possible to achieve unity power factor operation no matter what value of 5 were 
used. Tbus V 
[2-V, 
Cmin S 
The practical maximum of Vc occurs for maximum power transfer, when S= 
Y4 
* Thus, 
V-2V 
2V However, the converter may not be rated to carry the full theoretical maximum 
C 04/41 
power, in which case V will be defined using equation (6.1) as: Cmax 
where, 
Pmax is the maximum input power. 
Vý2 
+(I XLY VI. 
s 
(6.17) 
s 
I 
smax 
Pmax 
(6.18) 
Jý 
6.3.6 Design of the Link Capacitor 
The link capacitor specification is very important since it has a significant bearing on the overall 
system efficacy and is a fairly expensive item; thus, its rating should not be greater than the 
required minimum. In this section an equation defining the minimum is derived. Consider the 
converter system as shown in Figure 6.8. It is assumed that the DC link voltage has negligible 
ripple, the input current is perfectly sinusoidal, and only the fundamental component of the 
converter voltage, Vc, is accounted for. 
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Figure 6.8 Pulse Converter/Inverter System 
Thus, i, (t) = V21, sin(o)t) 
vV , 
(t) = V2 sin (cot - 45) 
(6.19) 
(6.20) 
Where Is and V. are the RMS values of is and vc respectively. Let the link voltage be VDC, and 
the link current be ih there must be *d(t). Because there are no storage components in te converter, 
instantaneous power balance between its mput and output, i. e.: 
i, (t) x V, (t) = i, (t) 
1d(t)_ 
VY, sin(cot -J) x 
V-21, sin(ol) 
VDC 
vi 
'' [coýJ) - cos(2cot - 5)] VD 
C 
(6.21) 
(6.22) 
(6.23) 
Thus, under these idealised conditions, the link current consists of a DC component which vanes 
with 6, and a component at twice the supply frequency. The twice supply frequency component 
causes a ripple voltage to appear on the link capacitor. The maximum allowable ripple determines 
the minimum capacitor value. The ripple specification depends on the operating requirements of 
the pulse converter and 3-phase inverter. Let fs be the supply frequency, Cd be the link 
capacitance, 1d2(t) be the 2nd harmonic link current, and the peak to peak ripple be AV. To meet 
the ripple specification, 
AV 
I'd 2X 
XCd 
ýý 
2 
(6.24) 
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VI AV 
cs -<- (6.25) VDc 4 )7f, Cd 2 
Cd,,, 
in > 
VII, 
(6.26) 
AV. VDc 2 izf, 
It is also possible to include a tuned filter which effects removal of the 2nd harmonic. This can 
allow a significant reduction in the size of the link capacitor required. In practice a link capacitor 
is needed even if a 2nd harmonic filter is used, in order to filter the higher frequency harmonics 
which exist in a practical converter. 
6.3.7 Specification for the Input Inductance, Ls 
This is an important parameter and is affected by several design criteria. On an AC-supplied rail 
vehicle an auxiliary converter would usually be powered via a step-down transforiner. Thus it is 
not necessary to provide a separate input inductance, since it may be realised by setting the 
leakage inductance of the transfonner to the appropriate value. If the design value of Ls is large, 
then the cost of the transformer rises significantly which places an upper limit on Ls, As the value 
of Ls gets smaller the Psophometric Current and Total Harmonic Distortion figures start to rise, 
which detennines the lower limit on Ls* In section 6.5, graphs are presented showing typical 
variation of these parameters with the value of input inductance. 
6.4 SOFT-SWITCHING PULSE CONVERTER CONTROL 
6.4.1 Introduction 
As was the case for the Resonant DC Link friverter, the output of the pulse converter consists of 
a sequence of voltage pulses which are used to synthesise the desired waveform. However there is 
an important difference in the selection procedure for the pulses. Because the pulse converter is 
only single phase, and consists of two active 'legs' the control algorithm may implement '+1', V, 
and 1-1 1 states, as opposed to the inverter output stage where Independent control is only 
achievable over one leg, allowing simply '+I' and '-I' states to be selected. Tbus the voltage 
waveforrn is made up of pulses and zeros as shown in Figure 6.9. During zero voltage penods the 
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Cý- 
Figure 6.9 Synthesis of Waveforms 
current 'free-wheels', being driven by Ls and circulating through the converter. Throughout the 
period 0'-180' of the voltage wavefonn, only states '0' and '+I' are allowed. By Virtue of 
symmetry, only the states '0' and '-I' are allowed during the period 180'-360'. This gives the 
optimum han-nonic control for a single phase inverter [52]. 
Modulation may be achieved 'on-line' using Sigma Delta style circuits however as discussed 
previously, this does not allow complex han-nonic manipulations to be implemented. Therefore 
the problem of large-scale combinatorial optimisation exists once more. This may be solved using 
Simulated Annealing as was explained in Chapter 4. A clear difference exists however, between 
the pulse converter and the Resonant DC Link Inverter, and that is the need for the pulse 
converter to synchronise itself to the supply waveforrn, whilst also maintaining the hannonic 
control described above. This aspect of the control procedure forrns the subject of this section. 
6.4.2 Supply Waveform Synchronisation 
As stated above, one of the key requirements for a pulse converter such as this is the ability to 
track the mains supply voltage waveform. In a 'conventional' PWM system with unconstrained 
switching angles, this is not too much of a problem. However, in a discrete pulse system like the 
Resonant DC Link converter the overall period of the generated wavefon-ns is also constrained to 
discrete values. The length of the pulses on the resonant link has an arbitrary relationship to the 
supply frequency. As a consequence, it is necessary to continually correct for phase error between 
the synthesised waveform and the supply waveforni. In the steady state, this control may be 
implemented by identifying from a table of possibilities, one pulse pattern which has a period 
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greater then the mains supply, and one pattern which has a period shorter than the supply. The 
function of the control loop is to alternate between these two patterns in a manner which 
minimises the phase error. Alternation may only take place at the end of a synthesised cycle and 
involves quantised output values. In other words it is behaving like a Sigma-Delta Modulator 
with the supply frequency as the demand input. [50] 
At the same time as deciding the overall period of the generated pattern, the controller must 
determine its fundamental magnitude and harmonic properties. These are intrinsic qualities of the 
pattern. Consequently it is necessary to generate a table of patterns for each desired value of 
fundamental. To give the appropriate harmonic properties, a cost function and optimisation 
procedure such as Simulated Annealing should be used in the formulation of the tables of 
modulation patterns. 
The Sigma-Delta controller described above works well in the steady state. However the supply 
frequency may change, or the resonant pulse length may vary due to changes in clamping voltage, 
or loading of the converter. This alters the average number of pulses needed in each supply cycle. 
Simulations have shown that for a 20kHz link frequency, pulse pattern length may vary over a 
range of 10-20 as the load on the converter is increased. Changes such as this can be detected by 
the controller by examining the phase difference between the generated pattern and the supply 
waveform. This is most easily done at the zero-crossing points of the supply. To prevent the 
Sigma-Delta controller from saturating, the two patterns used must be updated with new ones 
which are either longer or shorter, thus allowing correct tracking of the supply to continue. This 
system of operation has the characteristics of a Digital Phase Lock Loop (DPLL) [71]. To 
maintain stability of this loop a delay may need to be introduced. The delay causes the system to 
wait a number of cycles before correctmg a phase error, and thus behaves as a low-pass filter. 
Figure 6.10 shows a block diagram of the phase-lock system. It can be seen from the diagram 
that it exists as two loops-, the inner Sigma-Delta loop, and the outer bandwidth-limited loop to 
account for transient conditions. Although shown as separate blocks, the phase-lock system, and 
pattern generation may be implemented on a single microprocessor. 
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Figure 6.10 Block Diagram of the Phase-Lock System 
6.4.3 Analysis and Simulation of the Phase-Lock System 
In tracking the supply voltage waveform. the controller vAll normally select the short pattern for 
one cycle, followed by several cycles of the long pattern, or vice versa. The implication here is 
that there are modulations of the converter taking place at less than the supply frequency. In other 
words sub-harmonics may be generated. For this reason it is of interest to be able to model the 
converter to assess the size of these sub-harmomcs, which may experience very low values of 
impedance and thus cause large sub harmonic currents to flow. Considering only the fundamental 
of the synthesised voltage waveforms, the converter behaves like an oscillator whose frequency is 
modulated. -17his modulation is restricted to the end point of each synthesised cycle. This situation 
is Nvell known in the conuminications field as Continuous 
Phase Frequency Shift Ke-Ning 1721. 
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Previous work in this area has shown that it is a very difficult situation to analyse spectrally, and 
only a few special cases are discussed in the literature. Normally it is assumed that the selection 
of frequencies is random, which is not the case here. Consequently it is preferable to use 
simulation rather than attempt a rigorous analytical approach. 
The selection of long and short patterns for synthesis is nonnally a non-repetitive process due to 
the arbitrary relationship between the period of the supply wavefonn and the synthesised 
waveforms. [50] Because the simulation is performed over a finite number of cycles however, 
repetition is automatically assumed, though the more cycles which can be included in the 
simulation the less this affects the results. Table I shows part of the spectrum obtamed from 
Fourier analysis of the voltage VC for a simulation of converter operation over 100 cycles, 
operating from a 15.6kHz link, with a norrunal 1.0 p. u. fundamental. It can be seen that the sub- 
harmonics are in fact very small. It should be noted that sub harmonic oscillation is only a 
problem with the input stage due to the necessity to track the mains frequency. Where pre- 
programmed Discrete Pulse Modulation is used on the output stage then sub harmon-Ics do not 
exist III the steady state. 
Frequency 
P. U. 
Magnitude 
P. U. 
0.1 0.000037 
0.1111 0.000020 
0.1250 0.000011 
0.1428 0.000006 
0.1666 0.000030 
0.2 0.000013 
0.25 0.000102 
0.3333 0.000008 
0.5 0.000001 
1.0 1.009620 
3.0 0.007880 
5.0 0.005952 
7.0 0.009674 
9.0 0.000051 
11.0 0.017959 
Table 1 Spectrum of 
Simulated Converter 
Voltage (Vc) 
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6.5 COMPARISON OF CONVIFRTER AND DIODE-BRIDGE INPUT 
STAGES 
Many converters have diode-bridge input stages based on the topology shown in Figure 6.11 (a). 
This circuit utilises a simple LC filter but many other configurations are possible. Figure 6.11 (b) 
shows the typical distorted line-current waveforms which may flow using this type of input stage. 
Vsupply CF VDC 
Figure 6.11 Diode-Bridge input stage and current waveform 
This wavefonn clearly has poor attributes as far as Total Harmoruc Distortion (THD) and 
psophometric current (1p) are concerned. Figure 6.12 allows a fuller comparison to be made. In 
this example, converter and diode-bridge input stages have been siMUlated and the respective 
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Figure 6.12(a) Graph of THD vs. Filter Value (By Simulation) 
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Figure 6.12(b) & (c) Graphs of Psophometric Current and Peak Current vs. Filter Value 
values of THD, I P. and peak input current have been calculated. This has been repeated using 
ductance, whilst varying the filter capacitance to maintain a constant various values of filter in 
resonant frequency of 8Hz for the filter arrangement. In each case, a resistive load of 40kW was 
assumed, supplied from aI OOOV AC source. In the case of the pulse converter-mput circuit, the 
'filter' inductance is the line inductor. It can be seen from the graphs in Figures 6.12(a), (b) & (c) 
that the pulse converter-mput circuit possesses significantly lower values of THD, Ip, and peak 
input current. Conversely it could be said that whilst maintaining the same values of THD, lp, 
and peak current, the pulse converter-input type requires a smaller value of inductance. The 
reduced peak current has a bearing on device and heatsink ratmg. These factors are particularly 
important where weight and size are critical. 
6.6 PRACTICAL RESULTS 
6.6.1 Pulse Converter Test-Rig - General 
A pulse converter input-stage was added to the resonant DC Link Inverter descnibed in Chapter 5, 
to verifý, the ideas proposed above. The circuit had the same configuration as that shown in 
Figure 6.6. The converter bridge consisted of 4 switching modules, two of which can be seen in 
the side-view of the test-rig shown in Figure 5.19. The converter was fed via a 170m_H air-cored 
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inductor, which was supplied via a variable autotransformer from a 240V mains supply. Due to 
memory limitation problems with the 8051 microcontroller which was used, it was only possible 
to store a range of switching patterns for one value of Vc at a tiMe. Thus when the phase angle, 
6, between Vs and Vc is adjusted, Vs must be vaned using the autotransformer in order to 
maintain the conditions for unity power factor. Clearly this would not be an acceptable si ituation 
for a practical converter but may be tolerated in the laboratory environment. The DC supply 
which had previously been used to power the Resonant DC Link Inverter was left in circuit, in 
parallel With the pulse converter to maintam an appropnate voltage on the Inverter DC supply 
capacitor. This was necessary due to the lack of dynanuc control of power flow through the pulse 
converter. 
Figure 6.14 shows a close-up of one of the switching modules, and Figure 6.15 shows the 
microcontroller board. The controller program for the pulse-converter was interrupt-driven, the 
two interrupt sources being the zero-voltage crossing strobe of the Resonant DC Link, and a 
zero-voltage crossing detector for the mains supply. The flow-diagram in Figure 6.13 outlines the 
mode of operation of the controlling software. 
MAIN LOOP 
Have any buttons 
been pressed? 
Link Zero-Crossing 
Interrupt 
Mains Supply Zero- 
Crossing Interrupt 
Yes 
Carry out 
appropriate action 
Increment Pulse 
Counter 
Select short or long pattern 
for next cycle as appropriate 
No Is phase error between v, 
and V. >1 pulse? 
Yes 
I Update patterns I 
Figure 6.13 Outline of the Pulse Converter I nterru pt- Driven Control Software 
Output next element 
of switching pattern 
to switches 
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*I W 
Figure 6.14 Switching Module 
In the centre is the power device heatsink. To its right can be seen the drive circuit, with opto- 
isolator and floating DC-DC converter supply. 
r: 
4 
Figure 6.15 Pulse Converter Microcontroller Board 
In the centre is the 8051 microcontroller IC, to its left a red rotary switch for setting the V angle, 
and the gate dnve circuits. To its right is an LED display which indicates the converter status. 
129 
6.6.2 Comparison Between Practical and Simulated Results 
Figure 6.16 shows the spectrum of the voltage waveform, vcý obtained from the input-stage of the 
test-171g. Figure 6.16(a) shows the spectrum obtained when implementing a pattern designed to 
miniumise the lowest 9 harmonics, whilst demanding a nominal I p. u. fundamental. Figure 6-16(b) 
demonstrates how a band of harmonics may be minimised, again the nonUnal fundamental is I 
p. u. In practice the increase in low frequency harmomcs which this causes would probably be 
undesirable. However the process could be easily modified to reduce low frequency harmonics 
and minin-: iise a remote band higher m the spectrum. Figure 6.17 shows the spectra derived by 
using computer simulation under the same conditions. It can be seen that whilst the harmonic 
envelopes are similar to the practical results there is some discrepancy regarding individual 
harmomc amplitudes. This can be attributed to several factors. Firstly the use of 8051 
nucrocontrollers, which have a l[ts cycle time. Thus when performig many instructions, as 
required by the control loops, the computation time can become comparable "rith the period of 
link resonance. As a consequence an appreciable degree of error exists in the pattern selection, 
giving hannonically non-ideal characteristics. This situation could be alleviated by using a faster 
processor such as a Digital Signal Processor. Another source of discrepancy is the Spectrum 
Analyser which introduces measurement errors when analysing hannonics of very low amplitude. 
A ftirther factor is the effect of pattern repetition which is a function of the method of sunulation. 
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Figure 6.16 Practically Measured Voltage Spectra of Converter-Input Stage 
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Figure 6.17 Voltage Spectra for Converter-input Stage Derived by Simulation 
6.6.3 Measured Test-Rig Waveforms 
In Figures 6.18(a) and (b) wavefonns of the pulse converter voltage, vc5 and the mams supply 
zero-crossing strobe can be seen. These were measured on the test-rig. Figure 6.18(a) shows vc in 
phase vath the mains supply, but in Figure 6.18(b) a phase shift (i. e. W) of around 35' has been 
introduced. 
(a) 
TOP TRACE: V., y: 20OV/div BOTTOM TRACE: Zero-X Strobe, y-. 2V/div. x: 5ms/div 
(b) 
Figure 6.18 Graphs of vc, and mains zero-crossing strobe 
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TOP TRACE Vc. y 20OV/div BOTTOM TRACE, Zero-X Strobe, y: 2V/djv. x 5rns/div 
Figure 6.19(a) shows the differential voltage between the supply, vs, and the converter voltage, vc 
when these two voltages are in phase, and have fundamental components of equal magnitude. 
Thus it can be seen that this waveform corresponds to the converter waveforin with its 
fundamental component removed. Consequently when this is applied to the input inductor Lsý no 
current flows at the fundamental frequency. In Figure 6.19(b) a phase shift has been introduced 
between vS and vc, There now exists a voltage at the fundamental frequency which causes current 
to flow into the converter at that frequency. The harmomcs of the fundamental are unaffected by 
the phase shift. Dunng this test a relay in series with the mput mcluctor was opened to prevent an 
input current flowing. Note that the sVAtching pattern In Figure 6.19(b) is slightly different to that 
in 6.19(a) due to its being updated by the mains frequency-trackmg system. 
Figure 6.19 Graphs of Differential Voltage Between vc & vs 
The lower trace in Figure 6.20 shows the typical forrn of the cur-rent flowing into the converter. It 
can be seen that it is has little distortion, and in phase with the supply voltage waveform (which is 
depicted u, the upper trace) creating the conditions for high power factor. The power factor was 
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measured under these conditions at 0.99 using an AC power analyser. The distorted appearance 
of the voltage waveforrn was due to external harmonic pollution of the laboratory supply and 
could not be corrected. 
x: 2ms/div y(top): 1 OOV/div y(bottom): 1 A/div 
Figure 6.20 Oscillogram of Supply Voltage and Input Current 
6.7 Chapter Summary 
Current-shaping circuit topologies can be operated in a soft-switching, Discrete Pulse Modulation 
mode whilst maintaining the benefits of good harmonic control. A 'conventional' hard-switching 
ign of converters such as the Actively current-shaping circuit may be incorporated into the desi I 
Clamped Resonant DC Link Inverter to achieve soft-sMtching Without the addition of any further 
resonant components. 
Control over specific han-nonics or complex functions of the harmonic amplitudes may be 
achieved at the input side of a converter using a pre-programming method. Simulated Annealing 
has proved to be a reliable way of searching for appropriate modulation patterns. When using 
pre-calculated patterns, it is necessary to store a table containing various pattern lengths to 
I 
I 
account for changes in supply frequency and resonant pulse length. The control loop used to 
select the patterns has the characteristics of a Digital Phase Lock Loop, and steps must be taken 
to ensure its stability. 
Several. advantages are obtained from using a current-shaped input stage whether hard or soft- 
switched; Total Harmonic Distortion (THD), peak current and psophometric current may be 
reduced,, without increasing the size of passive filtering components. Indeed the size of filters may 
be reduced significantly, whilst maintaining the same harmonic characteristics. This allows size 
and weight reduction in the converter which is especially critical in certain applications. The use 
of soft-switching allows additional improvements to be made when compared to their hard- 
switching counterparts. Due to the reduced switching losses, heatsinks may be reduced in size, 
and because of the low losses per switching operation, the switching frequency may be raised 
significantly allowing ffirther gains to be made in terms of TED, peak current, psophometric 
current and size of filters. The improvements made by increasing the switching frequency are 
however, tempered by the need to use discrete pulse modulation. 
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Chapter 7 
Issues of Design and Performance 
7.1 INTRODUCTION 
The design and performance trade-offs when speciýýg components for the Resonant DC Link 
Inverter are extremely complex. This is in addition to the numerous comparisons which may be 
made in attempting to quantify the improvements which soft-switching offers over its hard- 
switching counterpart. In this chapter the key design issues are examined, together with an 
analysis of the impact they have on the overall performance of a converter. This begins With a 
review of the selection procedure for the resonant components, Lr, and Cr. The values of these 
two components have far-reaching consequences for the efficiency and hannonic performance of 
a converter and thus good selection is crucial to a successful design. 
Comparisons are made between resonant soft-switching converters, and hard-switching 
converters both in terms of device rating and performance indicators such as Total Harmonic 
Distortion. This allows an evaluation of the benefits obtained from the use of Resonant DC Link 
Inverters which may then be weighed against their increased complexity and difficulty of design. 
7.2 SELECTION OF Lr AND Cr 
7.2.1 Qualitative Discussion 
The selection of Lr and Cr may be considered in two stages. The first is to select the ratio 
between their values. This determines the link operating frequency and thus the harmonic 
qualities of the generated waveforms. This will be discussed later in this chapter. The second 
stage is to deterrmne the actual values of Lr and Cr* The main factor affecting this decision is 
loss, both in the resonant components and in the switching devices. These losses are quantified in 
1 115 
section 7.2.2. Chen et al [69] suggested that in general, larger values Of Cr reduce the losses in 
the main converter components by reducing dvldt; however, the clamp losses are increased by the 
increased circulating currents which result. Use of a large value for Cr dictates a small value of 
Lr (for a given resonant frequency) which additionally leads to higher values of dildt in the clwnp 
circuit. This increases conduction loss in the clamp switch due to an effect which has been termed 
'conductivity modulation lag'. If allowed to become too large, the losses in the clamp switch can 
contribute a significant proportion of overall converter losses and thus require quite careful 
containment. 
In order to effect containment of clamp losses it is possible to operate RDCLIs with circulating 
currents in the resonant components which have an amplitude less than the peak of the load 
current. This is achieved by reducing the size Of Cr- A problem associated with doing this is that 
modulation of the link current due to changes of sVAtch positions in the output stage can lead to 
high dvldt on Cr, which detracts from the conditions required for zero voltage switching. As a 
consequence, the losses in the main devices increase. Additionally if Cr Is made very small, then 
Lr must be very large which has implications for its losses and also for its size and weight which 
may become appreciable. The modulation of the link current causes sudden rises M the voltage on 
Cr, or extension of the periods of link zero-voltage. Either way this leads to link voltage 
wavefon-n distortion. This is an important consideration when implementing pre-programmed 
harmonic control schemes such as that described in Chapter 4, as the distortion leads to 
modulation error and the increase in magnitude of otherwise mmimised harmonics. This is a 
further reason for increasing the size Of Cr- 
Losses in the clamp circuit have consequences extending further than just efficiency of the 
converter. The losses must be accounted for in the converter operation in order to maintain the 
link resonance. This may be done by allowing momentary 'short circuits' of the resonant bus 
during zero-volt penods, to boost the current in Lr. This however, constitutes a form of link 
waveform distortion which increases as the losses increase, and lowers the effective operating 
frequency of the link. An alternative is to provide an auxiliary supply to maintain constant energy 
1, 
Ii 
on the clarnp capacitor. Clearly the greater the losses, the greater the capacity the auxiliary 
supply must have, which adds weight, size and cost. 
It was argued by Smit et al [36] that the criteria for selecting Lr and Cr should be to minimise the 
overshoot of the link voltage during modulation of the link current. This is not an appropriate 
approach for the Clamped Resonant DC Link Inverter, but was suitable for the unclamped. GTO 
inverter being investigated by Smit et al. They suggested that the resonant current be of the same 
magnitude as the maximum link current by a suitable choice of Lr and Cr to control the 
overshoot. Because Smit's inverter employed GTOs with a large voltage withstand capability, no 
clamping was necessary which resulted in a simple, rugged topology. In many cases however, the 
cost and gating complexity of GTOs would preclude their use. 
It has been shown [73] that the kVA rating of the resonant inductor may be minimised by 
adjusting the inductance value such that its reactance is the same as the link load impedance. It 
may not in practice give the optimum design solution by selecting L in this isolated manner. r 
However, it may be seen that the curves of kVA rating for Lr and for total converter losses, 
plotted against resonant inductance value have fairly shallow minima. As a consequence a 
compromise position may be sought without significantly increasing the overall losses. 
It can be seen from the discussion above that there are many inter-dependent considerations which 
impinge on the choice of Lr and Cr. As a consequence unless there is some overriding 
consideration, for example an extremely strict harmonic specification, then minimisation of total 
converter losses would probably give the best design values, or at least the best starting point for 
the design process. In pursuance of this, the next section gives a detailed account of the 
calculation of the overall converter losses. 
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7.2.2 Calculation of RDCL Converter Losses 
This section is divided into two parts; the first relates to the losses in a 3-phase inverter, which Is 
relevant to the output stage, and the second part which relates to a single-phase inverter which Is 
appropriate for the pulse converter input stage. 
Clamp 
switch & 
diode (Tc) 
----------- 
CCIamp 
'CLAMP 
--F C: )- - 
Lr 
VD Ix 
T Cr SS 
Figure 7.1 RDCLI Detailing Clamp Components 
Jahns et al [73] descnbed the 
losses Ma 3-phase DC link 
Inverter. Although this work 
specifically mentions MCTs as 
the watching devices, it is also 
relevant to other gate tum-off 
devices. Firstly, consider the 
clamp switch shown in Figure 
7.1. The output switches are 
represented by a current 
source, Ix, Using equation 
(5.12) it may be seen that the frequency of the pulses on the resonant link, fr, is given by: 
I 
V-k(2 
- k) 2j, C, cos-1 (I - k) +- (k 1) 
where k is the clamping coefficient. 
(7.1) 
The tum-off losses of the clamp switch will firstly be considered. The current in the clamp switch 
in the ideal case is symrnetrical in form throughout the penod of one pulse in order to maintain 
charge balance on the clamp capacitor, Ccl,,, np as shown in 
Figure 7.2. The current in the clamp 
VDC - 
switch at the start of conduction is given bý equation (5.9) as ZO 
J(2 
- k) , and due to 
VD 
C 
symmetry is - ZO 
jký2 
- k) when the clamp switch turns off Let the magnitude of this value 
be denoted as the peak current, lp. (NB. ZO =L) When the clamp switch is conducting, 
r, Lr, 
1-, 
current circulates around the loop 
containing Cclamp, Tc, and Lr- No 
current flows onto the resonant 
capacitor, Cr and as a consequence its 
voltage is constant, having the value 
kVDC- It will be assumed that when the 
clamp sN"tch turns off, the current 
flowing through it falls linearly to zero 
over a penod of time, tf. DurMg this 
--K 
IP 
0. 
Diode ý%K - 
Conducts + 
Transistor 
C'/, ý Conducts 
Figure 7.2 Ideal Clamp-Circuit Current 
time the current commutates from the clamp switch to the resonant capacitor, which it begins 
discharging. This causes the voltage across T to nse. However due to the size of C in a well cr 
designed inverter, this rise is fairly slow and the turn-off of the clamp switch may be considered 
to be'soft'. Thus during the turn-off period when the current falls ftom Ip to zero over time tf, the 
clamp current is given by: 
'clamp 
PI-t (7.2) 
Consequently, the current in the resonant capacitor which is increasing fTom zero to is given p 
by: 
i 
Cl. = 
IP 
tt 
(7.3) 
f 
Therefore, the voltage appearing across the clamp switch, Tcý is given by: 
t1 11 VT P (7.4) 
C, 0 tf C, 2tf C, 
Hence the instantaneous power dissipation, P I, in the clamp switch during turn-off is given by. 
12 12 
p 
2tf C, f 
The total turri-off energy per switching event is then described by. 
tf 
2 12 314- 
tf 
WTIt If) 
1) dI -P 
( ') tf CI' If 21f ('r 3 41. f _0 
(7.5) 
13)9 
12t2 
=> WTtl 
Pf 
24C, 
(7.6) 
Hence, for an average switching frequency, fr, the turn-off power loss for the clamp switch is: 
,22 
PTlt I= 24C, 
f, 
V2 k(2 -k 
)t2 ýc 
f 
f, (7.7) 
The turn-on of the clanip switch occurs under conditions of natural conu-nutation and is virtually 
lossless. When estimating the conduction losses in the clamp switch, it is assumed that the 
current in the switch has the ideal fonn shown in Figure 7.2, also that both the diode and gate 
turn-off device have equal forward voltage drop, Vfw, and that the voltage drop is constant no 
matter what current is being carried. The period of conduction, tb, is given by equation (5.11) as: 
2V-L, C, VkC2 - k) tb = (k 1) 
Thus, the energy, WCCý due to the conductive loss is given by; 
WCC X 
tý/2 
Vwxi. dt Jo fi clamp 
When O<t<t /2,1 is given by; b clamp 
Pt 
b tý /2 
Substituting for IP fTom (5.9) gives; 
Vjf 
W" ,, 
VDcCk(2 - k) 
(k 
- 1) 
Thus, for a link frequency, fr, the total conduction power loss in the clamp switch is: 
Vf V 
PCC Wcc c 
C, (2 k) 
(k 
- 1) 
24L, 
(7.8) 
(7.9) 
(7.10) 
(7.11) 
(7.12) 
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The switching loss in the main devices of the inverter is a little more difficult to deal with. This Is 
because the mode of switching varies from pulse to pulse depending on the instantaneous switch 
configuration and link current (Ix). If during a zero-voltage period of the link, the switches 
change in a manner which results in U": ýIx (ILr is the current in the resonant inductor) then the 
bus remains shorted until Uý'Ix. This gives the switches time to complete their tum-off without 
switching loss. However, if the switches change such that U`ýIx then the bus voltage begins 
rising immediately which introduces switching loss. In the general case where the modulation 
strategy is not known in advance, it is not possible to say which mode will occur and how often. 
Therefore, it is necessary to use some sort of estimate of the likely switching scenario. Divan et al 
[21] proposed that a suitable approximation was to assume that the worst-case current, 10, is 
turned off in haýf of the switching cycles, where 10 is the peak load current. This estunate is 
probably pessimistic since in many cases the link current is much less than 10. The current causes 
the voltage on the resonant capacitor to rise, in the sarne way that the clainp swi inflicts 
voltage changes on Cr as it turns off. Thus an expression may be written based on equation (7.7), 
which describes the power loss, Ps in the main devices resulting from this: 
J2 t2 
x0ff psm 
2 24C, (7.13) 
The conduction loss in the main devices is calculated by assuming that there is an equal fonvard 
voltage drop, Vfw, for all the switching devices and their inverse parallel diodes, and that the load 
current consists of a sinusoid having peak value 10. Therefore the mstantaneous power loss in a 
conducting device is: 
Vfw 
-'load= Vfv. I, sin 
(a) (7.14) 
Thus, the average power loss through conduction in the main devices, P is given by: cm 
TZ '/ 2 
x2xf Vf. IO sin(ca)dt (7.15) PCM 
0 T 
Co 2 Vf Io fiw 0 S(O)t) w (7.16) 
27 
1 
0) 
_JO 
Z 
The current in a 3-phase inverter always flows in 3 switches, thus the power loss due to 
conduction in tile main devices is given by- 
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6 Vf Io 
PCM (7.17) 
Other sources of loss to be considered are the resonant components themselves. However, 
capacitors may be specified with extremely good high frequency, low-loss performance (e. g. 
polypropylene or multilayer ceramic) and as a consequence the capacitor losses are swamped by 
the losses in the resonant inductor. These losses may become appreciable due to high frequency 
effects such as skin effect, which can give the inductor an AC resistance which is many times 
greater than its DC resistance. Such effects may be mitigated by good design, for example by 
using Litz wire, but still the losses are a cause for concern and a good deal of design attention. 
The losses are twofold; comprising an element due to the DC current supplied to the inverter 
stage, and an element due to the circulating resonant current. In this approximation, it is assumed 
that the AC and DC resistance of the inductor are equal, and that the resonant circuit is not 
clamped, thus the resonant current is considered to be sinusoidal. The frequency of operation of 
the circuit may then be written simply as and the Q factor of the inductor is 
27r. vFL, C, 
given by QR where R is the DC resistance of the coil. Thus, 
R= 
F/rc, 
-Zr (7.18) 
QQ 
The DC current supplied to the inverter (assuming a constant DC source) is given by: 
IDC 
= 
PO 
(7.19) 
VDC 
where P is the output power. Therefore the losses due to the DC component are: 0 
0 
)2 
X 
Zr p 
PLDC 
= VDC Q (7.20) 
The peak resonant current is obtained from equation (5.5) and has the value VDC 
F-ý4- 
in this 
case, where the resonant circuit is not clamped. Therefore, the RMS value of the circulating 
component of current is: 
142 
VDC 
(7.21) iClaMPRI, 
ff -2 
Therefore the loss in the resonant inductor due to the resonant component of current is: 
2 V 
DC 
-ýr- 
Zr 
- 
VýC 
(7.22) 
PLAC 
-C 
-J2 
Fir 
Q 2ZQ 
1 
Combining the equation above, the total loss in a Resonant DC Link Inverter may be described 
(with the approximations outlined) as: 
V2 
)t2 
02 ýck(2 -kV Vjý, Ck(2 - k) P, ) PTOT --- :+ f- ,-f, + f, +xZ, + 
Výc 
24Lr (k - 1) 12Cr ;T 
VDC Q 2ZrQ 
(7.23) 
The next stage is to incorporate the effects of the Pulse Converter into the loss estimate. The 
Pulse Converter resides directly on the resonant bus as shown in Figure 6.6. Thus it may be 
considered that there is a nominal flow of current directly from the input stage to the output stage, 
by-passing the resonant inductor, Lr- It follows therefore, that there would be a subsequent 
reduction in the average value of the DC component of current in Lr compared to the case of a 
DC-supplied inverter, allowing Lr to be derated. However Chen et al [69] found when using a 
boost-converter input stage, that the worst case link current became much greater, resulting in 
higher peak stress levels in the resonant inductor and clamp switch. Consequently derating is not 
a viable option unless as Chen et al proposed, the modulation strategy is modified to reduce the 
peak current levels experienced on the link. This may be done by restricting modulation of the 
stages such that only one device may change state at any one time. This however, has adverse 
effects on the performance of the overall converter. It was suggested that the input stage be given 
IoNver priority under operating conditions such as this since the input side could be considered to 
be less critical. A further advantage of adopting a restricted modulation strategy is to reduce 
modulation of the voltage on Cr, thus InInimising the losses in the clamp switch and main devices. 
III tile light of the above, when incorporating the effect of the pulse converter stage into the loss 
14 3 
estimate, it will be assumed that the losses in the clamp arrangement remain substantially the 
same as in the previous case. Expressions will now be derived to describe the switching and 
conduction losses of the input stage. 
Suppose the single-phase RMS supply voltage is VS. thus the peak input current, IS5 is given by: 
V-2P, 
(7.24) 
VS 
A new expression may now be written for the switching loss in the main devices, where 'main' 
now Includes the devices of the mput stage. The worst case turn-off current is (I,, +Is), thus, 
modifying (7.13) gives: 
pI 
(I,, 
+ IS 
)2 
tf2 
,w 12CR 
(7.25) 
An additional conduction loss tenn, PC, must be introduced to account for the input stage, where 
there are always 2 switches in conduction at any one time. 
PC, =4 
Vf. IIN 
)T (7.26) 
Thus, the loss estimate for the total conversion system may be written as: 
2 
-k 
)t2 VV cCk(2 - k) 
(jo 
+, S)2 
2022 Výck(2 
+ f- 
t+ 
+(- 
Lo 
x+ 
Výc ff+f+ PTOT 
24 L, (k - 1) 12C, 
VDC Q 2ZQ 
(7.27) 
Figure 7.3 shows an evaluation of equations (7.23) and (7.27) over a range of values of Lr. For 
each point on the graph, Cr Is selected such that the resonant frequency of Lr and Cr remains 
fixed at 20kHz. An output load of 40kW, DC link voltage of 1000V, and peak load current of 
IOOA is assumed. The switching devices are deemed to have a fall time of l[ts, and forward 
voltage drop of 3.2V which is typical for devices of this rating, such as the Toshiba 
MG18OV2YS40. The Q factor of the coil is set at 150, and the single phase supply voltage 
144 
5000 
4500 
4000 
3500 - InpLA & OtApLA Stage 
U) 3000 - 
U) Out Ut Stage 0 
2500 - 
2000 - 
0 
1500 
1000 
500 
0 
O. OE+00 4.1 E-04 8.1 E-04 1.2E-03 1.6E-03 
Value of Lr (H) 
Figure 7.3 Curves of Power Loss for Input and Output Stages 
assumed to be IOOOV RMS. This means that the supply current has a peak amplitude of 56.57A. 
The top trace of the graph shows the total power loss when the input and output stages are 
considered, the lower trace shows the loss for the RDCLI output stage alone. From these curves 
the optimum value of Lr and Cr may be deduced in order to minimise losses. In the case of the 
RDCLI, the minimum occurs when Lr: --149ýffl and Cr: --0.425[tF, and in the case of the combined 
pulse converter, and output stage the rmnimum occurs when Lr-: `135ýffl and Cr-'::: 0.469ýtF. 
Figure 7.4 shows the various loss components as a proportion of the overall losses. It can be seen 
that for low values of Lr, the clamp switch conduction and switching losses conthbute 
significantly to the total, due to the large circulating clamp current. This current also leads to 
very high losses in the resonant inductor. As the value of Ljr is increased and passes through its 
'optimum', the conduction losses become the most significant source of loss constituting 61.3% of 
the overall converter losses (44.5% in the output stage, and 16.8% in the input stage). At this 
point the losses consist in magnitude order of, Inductor Resonant Loss (14.3%), Inductor DC 
Loss (13.16%), Main Device Switching Loss (6.333%), Clamp Switch Conduction Loss (4.59%), 
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and Clamp Switching Loss (0.38%). As the value of inductance is increased above the optimum, 
the Inductor losses become an even more significant proportion of the overall loss. They are made 
up largely of DC loss due to the increasing coil resistance (Q is assumed constant), whilst the 
resonant losses reduce due to the decreasing resonant current magnitude. These effects could be 
nutigated by improving the Q of the coil, but this would involve significant cost. The increasing 
value of Lr additionally requires a smaller Cr to maintain the resonant ftequency, and this causes 
the main device switching loss to rise, becoming a more significant proportion of the total. 
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Figure 7.4 Analysis of Loss Components in RDCLI and Pulse Converter 
By using graphs such as that shown in Figure 7.3 it is possible to select the theoretically optimum 
values of Lr and Cr for the resonant frequency desired. A breakdown of losses as shown in Figure 
7.4 then allows the designer to select the areas of loss requinng further attention. In the example 
above it was seen that the conduction losses far outweigh the other losses, as may be expected for 
a soft-switching converter, and it may be worthwhile addressing this problem. For example, the 
IGBTs which have a significant on-state voltage could be replaced with MOS-Controlled 
Thyristors [741 although this Nvould increase cost and may require paralleling of devices to 
achieve the current carrying capabilities due to the restricted range of these inimature devices. 
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Additionally it was seen that the inductor losses are significant, and in practice mav be even 
higher due to high frequency effects which are not accounted for in the simulation. Thus careful 
inductor design is important to maximise overall efficiency. 
7.3 COMPARISON BETWEEN HARD-SWITCHED AND SOFT- 
SWITCHED CONVERTERS 
7.3.1 Introduction 
Many comparisons may be made between varieties of converter, based on for example cost, size, 
harmonic perfon-nance, or efficiency. This makes general comparison quite difficult, in contrast 
to the case of a specific application where the selection criteria are usually iMposed by the service 
conditions. In the discussion below an attempt is made to evaluate the key properties of hard and 
soft-switching inverters by evaluation of the improvements in loss which can be achieved by the 
use of soft-switching and comparing this against the superior han-nonic perfon-nance of the hard- 
switching variety. Additionally comparisons are made between device stresses in the two types of 
converter. 
7.3.2 Comparison of Switching Loss 
In this section a calculation of the switching loss for the 6 devices of a hard-sWitching 3-phase 
inverter stage is presented, the input stage losses are ignored. This allows comparison with the 
calculation pertaining to the RDCLI described in section 7.2.2. The loss in the active devices is 
lumped with the loss in their inverse-parallel diodes. 
Firstly, consider the conduction loss. When taking account of only the fundamental component of 
load current in the converter, the conduction losses may be derived in the same manner as was 
perfornied for the soft switching converter (equation 7.17) thus, 
PCLIOJU - 
6T/'Jvv 10 
(7.28) 
/T 
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In order to calculate the 
switching loss, the generic 
model for a semiconductor 
switch supplymg an 
mductive load will be used. 
[40] fn this case the voltage 
and current waveforms for 
tum-on and tum-off are as 
Figure 7.5 Voltage and Current Switching Waveforms for shown in Figure 7.5. The 
a Generic Semiconductor Switch instantaneous power loss 
dunng switching is given by. 
thus for tum-on, the energy loss is given by: 
PS 
LOSS = 
is Vs (7.29) 
Ký =ý(t +t (7.30) on 2n 
fv 
*,, 
ý 
where I, is the mstantaneous switch current. For turn off, the following applies: 
(t, 
+t 
)V"li (7.31) 
2 fi 
These values consequently vary depending on the instantaneous current which must be made or 
broken and this in turn depends on the current point in the output cycle. An expression may be 
written for the average power loss which occurs: consider one pole of the output stage. As shown 
Modulating Carrier 
Waveform v Wa, eform 
9: 9 
c 
i-: 
Figure 7.6 PWM Waveforms 
in Figure 7.6, on each cycle of the carrier 
waveform one turn-on and one turn-off occurs. 
The current to be commutated varies in a 
sinusoidal manner, thus the average value of 
current is'. 
I=I 
'T 
I sin(wl). d(aw) = 
210 
'71-g - 
148 
(7.32) 
where 10 is the peak load current. This allows an average energy loss per cycle of the carrier 
waveform to be calculated, and therefore the power loss for the case where the camer frequency 
is fc is given by: 
PSLOSS = 
io_ 
VDI 
- 
(th 
+ tfv + trv + t, 
)- 
f, (7.33) 
)T 
This applies to one pole of the inverter, thus the total loss for the inverter, including conduction 
loss is given by: 
PTOT = 
IT 
+ 
/T 
( 
tri +t 
fv 
+ trv + t, 
)f, 
(7.34) 
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Figure 7.7 Loss Curves for Hard and Soft Switching Converters 
Figure 7.7 allows a comparison to be made between the losses of hard and soft-switching 
converters. In each case the converters were assumed to be supplying a load of 40kW, with peak 
line current IOOA and having a DC link voltage of IOOOV. In the case of the hard-switching 
converter, the 'switching frequency' is the carrier frequency. In order to calculate the losses for the 
R-DCLI the resonant inductance Nvas set at 149pH. -, uld the capacitance value adjusted to give the 
149 
appropriate resonant frequency. At low switching frequencies the losses for the RDCLI are seen 
to rise dramatically; this is due to the effects of using a large capacitance value in order to 
achieve the desired switching frequency, which leads to very high circulating currents in the 
clamp circuit with attendant high losses. At high frequencies the effects of loss in the resonant 
inductance and increased main device loss due to the small resonant capacitance are revealed by 
the losses increasing once more. 
As suggested by previous results, the RDCLI has nummum losses in the region of 20kHz. Clearly 
this minimum could be moved (although its value would not remain the same) so that it exists at 
the switching frequency demanded by a specific application. This is not an option for the hard 
switched inverter. Note that there is a slight error in the position of the minimum, because Cr Is 
selected to set the resonant ftequency, rather than the actual linkftequency, which differs slightly 
due to the effects of clamping. The actual minimum occurs at 17.8kHz at which point the RDCLI 
losses are 1.085kW, compared to the hard-svatching inverter losses which are 4.69kW. To 
achieve the same loss as the RDCLI, the hard switching frequency would have to be reduced to 
2.1 kF[z, a factor of nearly 8.5. Or viewed another way, the RDCLI frequency could be Mcreased 
to 86.2kHz, whilst maintaining the same loss as the hard-switched at 17.8kHz (a factor of 4.8). 
Comparisons such as this do not however give the full picture, since this assumes that the 
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Figure 7.8 Analysis of Loss Components for Hard-Switching Inverter 
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resonant inductance remains at 149[tH. As a consequence when operating at 86.2kHz, the 
RDCLI is not working near its optimum point anymore. In other words, the converter could be 
made to operate at even higher frequencies without increasing losses, by reconfigunng the 
resonant components. The graph in Figure 7.8 shows a breakdown of the losses in the hard- 
switched converter, and it may be seen how the switching loss rapidly dominates the overall 
losses as the switching frequency increases. 
Resonant DC Link Hard-Switching 
Devices Switching Conduc- Switching Total Switching Conduc- Switching Total Notes 
Used Frequency tion Loss Device Frequency tion Loss Device 
Loss Loss Loss Loss 
1200V 10=55A 
IOOA 60kHz 374 W 87 W 461W I OkHz 352 W 330 W 682W VDC=600V 
IGBT 
600V 10= I OOA 
I OOA 60kHz 480 W 94 W 574W I OkHz 465 W 436 W 90 1W VDC=300V 
IGBT PQ=IOkW 
SIM- 10=100A 
lated 25 kHz 283 W 48 W 33 IW 5 kHz 225 W 434 W 659W VDC=600V 
BJT 
Table 7.1 Survey of Switching Loss Measurements 
Table 7.1 contains a survey of switching loss measurements which have been obtained by several 
authors using both practical means and simulation [75]. This allows a further comparison to be 
made between hard and soft-switching converters. It can be seen that in each case the overall 
device losses of the Resonant DC Link Inverter are less than the Hard-Switched Inverter despite 
the fact that the switching frequency of the RDCLI is 5 to 6 times higher. 
7.3.3 Comparison of Total Harmonic Distortion Values 
Hard and soft switching converters have radically differing modulation schemes as was discussed 
iii chapter 4. Thus an important measure of the efficacy of the two typ s of conve er is the To I e rt ta 
Harmonic Distortion (THD) for a given set of operating conditions. THD for a current Nvaveform 
is defined by equation (7.35), where 1, is the fundanicntal component of current. 
IýI 
THD x 100% (7.35) 
To prepare the data for the graphs presented in Figures 7.9 and 7.10, the spectra of the voltage 
waveforrns of the hard and soft-switched converters were calculated for the situation where the 
converters were generating a nominal fundamental component of 0.8 p. u. having a fundamental 
frequency of 50Hz. Currents were then calculated from the han-nonic components, assuming a 
load of resistance IQ, and inductance of 1.5n-LH, thereby allowing the THD to be calculated. A 
3-phase system was assumed and as a consequence all tnplen han-noMcs were elimmated. 
Figure 7.9 shows a comparison between the THD of the load current for hard and soft-switching 
converters. It can be seen that the soft-switching converter has higher THD values at all 
switching frequencies due to constraint of using Discrete Pulse Modulation. At low smtching 
frequencies the THD curve is very erratic, this is due to difficulties experienced by the pattern 
search algorithm which is optimised to deal with large numbers of pulses and consequently 
becomes a little unpredictable in this ftequency range. Also the search technique was configured 
to perform harmonic minimisation rather than THD minimisation which may affect the results 
obtained. In general, the RDCLI has THD values about 4 times greater than the hard-switching 
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inverter at a given switching frequency. However, by raising the RDCLI frequency by a factor of I 
10, the THD figure can be made better than that of the hard-switching converter by a factor of 
the order 3 to 4. Similar results were also found by Finney et al [47]. It is important to note that 
increasing the operating frequency of an RDCLI by a factor of 10 does not have the same 
consequences for the switching loss that would be experienced by a hard switching inverter as 
long as an optimum design is always used. Calculations perfon-ned using the methods outlined in 
section 7.3.2 show that an RDCLI operating at 4kHz has minunum losses of 1.046kW when 
Lr: --805pE (supplying a load of 40M). Under these conditions the hard-sw1tching inverter has 
losses of 1.528kW. The operating frequency of the RDCLI may be increased to 40kHz, 
whereupon the losses are only slightly greater at 1.212kW using a new optimum value for Lr Of 
63pH. In other words, an improvement in THD may be achieved over the hard-slMtching 
converter whilst still maintaining losses which are less than those experienced by the hard- 
switching variety. This loss/THD trade-off is extremely complex and vanes throughout the 
operating frequency range but could be investigated to great advantage in the case of a specific 
application. For completeness, Figure 7.10 shows the very low values of THD which may be 
obtained using an RDCLI at very high frequencies. Calculations were not carried out for the 
hard-switching converter at these 
frequencies due to difficulties with 
convergence of the algorithm which 
calculates the switching angles 
Additionally in practice, hard- 
switching converters would not 
nomially be used at these frequencies 
and power level due to the 
prohibitively high losses which occur. 
Figure 7.10 THD for RDCLI at High Frequency 
7.3.4 Comparison of Device Ratings 
Table 7.2 shows a survey of studies undertaken into device stresses in Clamped Resonant DC 
Link Inverters. 169,2 1,21 As discussed previously, it may be seen that the current stress on the 
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HARD SWITCHED SOFT SWITCHED 
Peak Voltage 
Stress 
Peak 
Cu rrent 
Stress 
Peak Voltage 
Stress 
Peak 
Current 
Stress 
Switching 
Frequency 
Survey I Main Devices Main Devices 
305V 108A 424V 108A 
20kW, 230V 
AC 
Clamp Device 
424V 108A 
Survey 2 Main Devices Main Devices Hard-5kHz 
300V 150A 460V 136A Soft-25kHz 
lOkW, Vs=300 
Vdc 
Clamp Device 
33 A (RMS) 
Survey 3 Main Devices Main Devices Hard: 2kHz 
P. U. 1.3 p. u. 1 P. 11. Soft-. 20kHz 
Table 7.2 Survey of Device Stresses 
devices is the same in the case of the soft and hard-switching converters. The voltage stress is 
important for railway traction applications. A nominal 750V DC railway supply may vary 
between 400 and 900 Volts, thus by selecting a clamping level of IAVDC it is possible to 
implement an inverter without using a pre-condition-ing chopper by use of currently available 
1.7kV IGBTs. As the device technology improves it may become possible to use simpler and 
more rugged passively clamped topologies. 
7.4 DESIGN FOR RAILWAY APPLICATIONS 
7.4.1 Introduction 
Many of the design requirements for converters for railway use apply equally well to converters 
in other applications. However there are aspects of the rail environment which make the needs 
more acute, for example the weight of a converter which has a direct bearing on the overall 
Vehicle performance and thus has significant cost implications. In this section the requirements 
for auxiliary converters which relate to the choice of topology are reviewed, and the abilitv of 
Resonant DC Link Inverters to satisfý, these needs arc discussed. Optinlisation of auxiliar-y 
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converters is of greater importance now than ever before, due to the risi-ng demands of railway 
ition high customers which in turn makes greater demands on equipment levels. [76,77] In addl I 
reliability is required since failure of the auxiliaries may necessitate removal of a vehicle from 
revenue-eammg service. 
7.4.2 Design Overview 
SIZE 
Competition for space on rail vehicles is fierce, especially between the space made available for 
equipment, and that set aside for passengers. Passenger space is of a prenuum since it influences 
the revenue-eaming capacity of the vehicle and as a consequence converter size must be 
minimised. Converter size is largely affected by its overall losses. This is where the use of 
Resonant Converters can have a significant impact due to their considerably reduced losses, 
which allows a reduction in heatsink area. However, the reduction in size is tempered to some 
extent by the need to provide space for the resonant components, and clamping device if used. 
WEIGHT 
Weight requires careful control to ensure that the overall vehicle perforinance specification can be 
met and from the operator's point of view, to limit track damage and propulsion costs. Once again 
the increased power density of Resonant Converters due to reduced heatsink area is an important 
factor. 
NOISE LEVEL 
Noise must be limited to levels where staff and passengers are not disturbed by its presence. This 
is particularly important for power converters as they often have associated with them a h-igh 
frequency 'whine'. Resonant Converters are capable of alleviating problems due to their frequency 
of operation which is normally above the range of audibility, a feature made possible by the very 
low levels of switching loss. 
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GENERATED WAVEFORM QUALITY 
The complex electronic equipment which is fitted to modem rail vehicles frequently requires 
higher quality power supplies than has been previously made available. Due to the higher 
operating frequencies possible with resonant converter, II Ible to generate waveforms with it is possi 
reduced hannonic content without significantly increasing switching loss. However, as was seen 
earlier in this chapter some of the increase in switching speed is offset by the need to use Discrete 
Pulse Modulation. Additionally there is still a trade-off between size and weight, and wavefonn 
quality, although the use of Resonant Converters presents the designer with considerably more 
flexibility. 
COST 
The initial cost of Resonant Converters may be a disincentive for their use. The design of hard- 
switching converters is well known and understood, requiring few components and simple control 
strategy. The same cannot be said of Resonant Converters, which increases the design and build 
time and costs. This situation may improve as the technology matures but is currently a 
significant factor. The 'ownership costs' are difficult to assess at the moment due to the small 
quantity of Resonant DC Link Inverters currently in use, but the topology is associated with 
reduced device stress which may reduce failure of devices compared to hard-switching circuits. [1] 
SIGNALLING AND ELECTROMAGNETIC COMPATIBILITY 
As has been discussed previously, the converter must not interfere vath the signalling systems. 
Where elimination of specific harmomcs is required, hard-switching PWM converters have 
extremely desirable control charactenstics. However it has been shown that harmonic 
minimisation is possible both in the DC and AC supply case, even with the resti-iction of Discrete 
Pulse Modulation. With regard to Electromagnetic Compatibility (EMC), due to the reduced rates 
of dildt and dvldt encountered in Resonant Converters, problems relating to EMC are lessened. 
Apsley and Skinner [78] found a reduction of 15dB in conducted interference over the range 
l50kHz-2MIiz when companng a lOkVA soft-switching converter against a lOkVA hard- 
156 
switching converter. This is an extremely important attribute of the soft-switching converter, both 
for railway and other industrial applications. 
7.5 CHAPTER SUMMARY 
Selection of the resonant components may be considered in two stages. The first is to select the 
ratio which sets the operating frequency, and the second is to select the actual values, which has a 
strong influence on the overall losses. In general a large value of resonant capacitance leads to 
lower main device losses, but higher clamp circuit losses. A useful way to select the resonant 
components is by investigation of the loss mechanisms. In pursuance of this equations have been 
derived which allow an approximation of the loss to be calculated both for the Resonant DC Link 
Inverter, and for the Pulse Converter Input stage. Evaluation of the equations enables the minima 
of the loss curves to be located. 
Comparison between hard and soft switching converters is quite difficult due to the complex 
trade-offs which exist between various parameters such as loss and harmonic quality of the 
generated wavefonus. In general however, it was seen that soft-switched converters have a lower 
loss, but higher Total Hannonic Distortion (THD) at a given operating frequency. The switching 
frequency may be increased to improve the THD without significantly increasing the overall 
losses. The Actively Clamped Resonant DC Link Converter requires devices with equal current 
carrying capabilities to the equivalent hard-switched converter and devices with a voltage rating 
approximately 1.4 times that of the hard-switched type, depending on the clamping ratio used. 
Soft-switching converters were seen to possess many desirable qualities which are useful in rail 
in traction applications, but suffer from a higher initial cost and i creased design complexity. 
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Chapter 8 
Conclusions 
Hard-switching converters have much to commend them; they allow simple circuit topologies to 
be used and are easy to control. However, they suffer from high switching loss which restricts 
their operating frequency and power density, and causes problems With Electromagnetic 
Interference (EMI). It has been shown that resonant converters may alleviate these problems by 
the introduction of voltage or current zeros at the instant of device switching. Not only is the 
switching loss sigraficantly reduced but also the dildt and dvldt values, thereby diminishing the 
problem of EMI and device stresses. Furthermore, the increased frequency of operation allows 
improvements to be made in power density of converters. 
Resonant converters may be divided into 3 families: 
0 'Load Resonant' which are best suited to high frequency AC generation where the generated 
wavefon-n has the same frequency as the oscillation frequency of the resonant components. 
However large circulating currents or voltages occur which require components with high 
ratmgs. 
0 'Resonant Switch' converters which have good spectral characteristics smce they allow true 
Pulse Width Modulation (PWM) control but require one set of resonant devices per inverter 
pole since the resonant components are on the output side. This can lead to a high component 
count. 
0 'High Frequency Link' converters where the output stage is modulated to facilitate the 
generation of low frequency output waveforms. Usually only one set of resonant components 
is required. 
Of particular note is the Resonant DC Link Inverter (R-DCLI) which belongs to the 'High 
Frequency Link' family of converters. This shows great promise for use in 3-phase drive 
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applications due to its uni-polar link which allows a low device count. fn addition, the converter 
may be implemented using active clamping which reduces the voltage stress on the devices. As 
high-speed power device technology improves, it may become feasible to utillse the more rugged 
and efficient, passively clamped Resonant DC Link Inverter. 
In order to allow rapid and inexpensive evaluation of converter topologies and modulation 
strategies, it is beneficial to be able to perforrn computer simulation. Some proprietary tiurne- 
domain simulation packages are unable to deal effectively with rapidly svAtching circuits due to 
difficulties in maintaining accuracy. It was shown that a simulation may be implemented quite 
easily using a frequency-domain method. However certain procedures which depend on 
instantaneous circuit conditions, were performed in the time-domain for simplicity. It was noted 
that a disadvantage of the frequency-domain method is that only steady-state analysis may be 
perfon-ned. DesPite this, it is a useful tool for many circuit assessment exercises and may be 
implemented using a desktop PC. Results obtained from the simulation program were compared 
against those obtained from a low-power test-rig. Close agreement was observed, though some 
discrepancy was in evidence which may be due to approXiMations made in the circuit model. 
Chiefly these were the assumption of zero resistance for the converter components, and a Imear 
frequency response for the load. The simulation could be enhanced to incorporate features such 
as skin effect at higher frequencies to achieve even more accurate results. 
Selection of a modulation strategy is a crucial factor in achieving a successful overall design for a 
converter since it affects the ability of the converter to generate the required output waveforins 
and to control its internal losses. The constraint of using Discrete Pulse Modulation (DPM) 
which is placed on most high frequency link converters, makes development of modulation 
strategies much more difficult. A commonly used strategy for Resonant DC Link Inverters is 
Sigma Delta Modulation (2: AM) which is quite effective in generating waveforrns having low 
Total Harmonic Distortion (THD) but the spectrum of the vvaveforins cannot be shaped at will, 
and often contains harmonics of significant amplitude at low frequencies, where thev are difficult 
to filter. This may cause problems in the rail traction environment where harmonics could appear 
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at signalling frequencies. It was seen that topologies have been described in the literature which 
allow approximate or true PWM to be implemented on a High Frequency Link converter but this 
is done at the expense of undesirable increases I xity. in losses or circuit comple i 
A pre-prograrnmed modulation strategy has been proposed, based on an optimisation procedure 
known as Simulated Annealing. It has been shown by simulation and experimental results that 
this strategy is capable of achieving minimisation of individual harnionics, or groups of 
harmonics in a converter constrained to use Discrete Pulse Modulation, such as the RDCLI. This 
could have important applications in the rail traction environment for signalling frequency 
avoidance. Because the pre-programming method is based on evaluation of a cost function, 
complex hannonic manipulations may be implemented by inclusion of the appropnate weighting 
factor in the cost function. For example THD or Psophometric Current could be minimised. Tbus 
the proposed modulation method could be applied to many other specialist applications, as well 
as routine use m industrial 3-phase drives. 
The search algorithm used to select the pre-programmed modulation pattern assumes an 'Ideal' 
link wavefonn consisting of smusoidal curves. In practice as the converter is loaded, the 
modulation of the link current introduces distortion into the link waveform by causing sudden 
voltage changes on the resonant capacitor. It was shown that this can lead to otherwise minimised 
harmonics becoming larger than in the previous no-load condition (and vice versa for non- 
minimised hannonics). However it was noted that satisfactory minimisation was still achieved. It 
was suggested that the resonant capacitor be made as large as possible to MIMMise the link 
waveform distortion which results from link current modulation. The selection of the capacitor 
should however be done within the constraints of overall loss minimisation as outlined in Chapter 
7. 
The proposed modulation strategy furnishes the R-DCLI with some of the harmonic control 
attributes which are normally the preserve of hard-switching PWM converters. In addition, the 
pre-progran-uning technique may be implemented using modest computin(' facilities. Mitigation of 
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the effects of link wavefonn distortion could be incorporated into the modulation strategy by the 
development of the pre-programming selection procedure. 
It has been shown that an RDCLI can be controlled using a simple microcontroller such as an 
805 1. On the test-rig, both the modulation of the output devices and the control of the resonant 
circuit were handled by one 805 1. The rapid voltage comparisons required to control resonance 
may be performed externally in an analogue circuit and interfaced to the microcontroller using 
A/D and D/A converters. If the link frequency is raised above about 20kHz, it would exceed the 
capabilities of the 8051 but a faster processor such as a member of the Analog Devices 210x 
family of Digital Signal Processors (DSPs) could be used. This would also allow integration mto 
one Integrated Circuit, comprehensive converter control features such as voltage regulation and 
motor control loops. 
Measurements on the test-rig showed a very small area bounded by the switching locus indicating 
that the conditions were satisfied for low-loss switching. No particular attention was given to 
circuit layout of the test-rig but this did not cause any difficulties, because of its small size. 
However, it is likely that a larger converter would suffer problems due to inductance of the 
resonant bus upon which the output devices are mounted. This would increase the voltage at the 
'zero-volt' point of the resonant waveform, thereby increasing switching losses. An improved 
circuit layout would probably include laminated bus bars, and distributed resonant capacitors. 
On DC supplied railways, converter harmonics may be eliminated on the input side by 
implementing an elimination strategy on the output side. The situation is more complex in the 
case of an AC-fed vehicle where a rectifier must abut the supply. This drastically modifies the 
hannonic qualities of the converter. It was shown that large inductances are required to reduce 
THD and Psophometric Current levels if a simple diode rectifier is used. This adds cost, size and 
weight. The situation can be improved by the use of a Pulse-Converter front end. It has been 
shown that the Pulse-Converter could be implemented in a soft-switching format by inclusion into 
an RDCLI circuit. A modulation scheme has been proposed whicli demonstrates harmonic control 
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of the input current, whilst also synchronising with the supply waveform. This would allow 
compatibility with signalling systems and minimisation of psophometric current levels, in addition 
to the advantages already outlined for soft-switching converters. The modulation scheme was 
verified by comparison between simulated data, and results from a low-power test-ng. This 
showed. that harmonic elimination was achieved in the desired frequency bands but there were 
discrepancies between the amplitude of individual harmonics. This was partly attributed to the 
lack of computation speed of the n-licrocontroller. Development of a more robust controller, 
perhaps using a DSP chip, would make the results more predictable. This would be a necessity if 
the scheme was to find application in the railway environment. 
It is possible to write siMplified loss equations for the Resonant DC Link Inverter and Pulse- 
Converter input stage. Similar equations may be written for hard-switching converters and these 
show that for a given switching frequency, the value of THD for the hard-switching converter is 
lower than that of the soft-switchimg converter. This is due to the constraint of using DPM in the 
case of the soft-switched converter. However it may be deduced that the switching frequency of 
the RDCLI may be raised significantly without appreciably increasing overall losses. Thus, it is 
possible to simultaneously achieve lower losses and a better THD figure than the hard switching 
converter, provided optimisation of the values of the resonant components is undertaken. 
The current rating of the devices in the RDCLI is the saine as for an equivalently rated hard- 
switching converter, though the required voltage rating is approXiMately 1.4 tumes greater 
depending on the clamping arrangement. 
Additional areas of study may be identified: The upper power limit for RDCLIs is currently 
considered to be around 200kW but this has not been fully discussed in the literature. There may 
be scope to improve this figure, which has been attributed to the point at which losses in the 
resonant components become excessive. 
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For rail traction applications the input Unpedance of converters is very unportant since hannonics 
in the supply voltage may cause interference currents to flow into the converter. This may be 
investigated by analytical means [28], or by the use of computer simulation. 
A study, into the transient stability of the Resonant DC Link Inverter would be useful, especially 
for rail traction applications where the supply Is frequently interrupted by intentional gaps in the 
electrical feed, or by contact bounce. This could cause problems M the maintenance of resonance. 
Mitigation of instabilitY in the presence of transients could fonn the basis for further studY, 
possibly involving the use of DSP chips to provide a rapid reaction to changing circuit conditions. 
In summary, it may be concluded from the above that Resonant DC Link Converters can offer 
benefits in rail traction use; advances can be made in terms of converter size, weight, and 
interference problems. The modulation schemes proposed in this work also allow harmonic 
control 'in a manner not previously possible, enabling signalling frequency avoidance and 
psophometric current minimisation to be achieved. Using appropriate clamping, RDCLIs may be 
used without pre-conditioning choppers on 750V DC supplied rail systems using currently 
available devices. However, the upper power lin-iit for the RDCLI of 200kW restricts application 
to auxiliary converters and perhaps light rail packages. 
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Simulated annealing in the 
link inverters 
P. Ellarns, BEng 
A. D. Mansell, ClEng, MIEE 
analysis of resonant DC 
Indexing terms Resonant DC link interter, Simulated annealing, Optimisation, Sigma-delta modulation, Harmonic elimination 
Abstract: A technique is proposed for calculating 
preprogrammed modulation patterns for conver- 
tors having outputs comprising discrete pulses, 
such as the resonant DC link inverter, The 
problem is one of large-scale combinatorial optim- 
isation. An algorithm based on simulated anneal- 
ing is introduced which proceeds by minimising a 
cost function that describes the system parameters 
which are to be optimised. Results are presented 
using an example cost function appropriate for 
implementing an approximation to harmonic 
elimination. Harmonic spectra are included which 
allow comparisons to be made between simulated 
annealing, 'conventional' optimisation techniques, 
and sigma-delta modulation. Simulated annealing 
is found to allow improved control of the spectra 
generated by discrete pulse convertors. 
Introduction 
Despite the considerable advances that have been made 
in the design of power semiconductor devices, one of the 
limitations that continues to constrain the designers of 
equipment utilising them are the switching losses. These 
are the losses that occur when a power device is switched 
on or off; the switching process demands finite time and 
a period exists when both the current through the device 
and voltage across it are not zero. The energy loss mani- 
fests itself as heat and this is in addition to the conduc- 
tion losses. 
It follows therefore, that if the switching frequency is 
raised, even to relatively modest frequencies, the energy 
dissipation caused by the switching increases and can 
become comparable to the conduction losses. Given that 
there is a maximum permitted temperature that can be 
sustained within a device before failure occurs, a limit to 
these losses exists above which reliable operation cannot 
be maintained. 
Because there are a number of applications, and 
inverters are one of them, where this limitation is a major 
restraint, designers have sought to reduce or eliminate 
the switching losses and therefore extend the upper 
switching frequency limit. One solution is to ensure that 
at the instant of switching, either the current or the 
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voltage in the circuit is temporarily zero. In pursuance of 
this, a technique that has received considerable attention 
is the resonant DC link (RDCL) inverter [1,2]. 
In many inverter applications it is desirable, and 
sometimes essential, to control the harmonic content of 
the output. Techniques such as pulse width modulation 
(PWM) are used and to achieve the desired harmonic 
content the DC link voltage is switched at closely con- 
trolled instants. 
A restriction that resonant DC link inverters impose is 
that there is no longer complete freedom to choose the 
instant when the switching occurs. To achieve the aim of 
eliminating the switching losses, the inverter switches can 
only be switched when the link voltage passes through 
zero under the action of the resonant circuit. This means 
that harmonic elimination is that more difficult and this 
paper describes a method that can be used to optimise 
this process. 
Harmonic elimination in inverters 
From the inception of power inverters, designers have 
been conscious of the need to control the harmonic 
content of the output. Early computational work con- 
centrated on the calculation of the magnitude of the 
harmonics and this in turn gave way to efforts to formu- 
late general rules that could be invoked to ensure either 
harmonic elimination or minimisation. 
The major breakthrough could be described as the 
paper by Patel and Hoft [3]. The basic premise was that 
given the desire to eliminate certain harmonics, then by 
utillsing the technique of pulse width modulation 
(PWM), it should be possible to compute the phase 
angles at which the 'chops' must occur to achieve it. The 
technique demands the solution of a set of nonlinear 
equations, and in addition to a description of the gener- 
alised methods, solutions were presented for the elim- 
ination of up to five harmonics. The paper demonstrated 
that it is possible to eliminate as many harmonics as 
there are chops per halfcycle. 
The accuracy of the phase angles of the 'chops' was 
ahead of the technology of the time. However, since then, 
even though the precision of the method is adversely 
affected by the inconsistent, finite switching times of the 
device, the advent of microprocessor control has seen its 
wide implementation. 
In principle, the technique can be applied to inverters 
incorporating a resonant DC link. However, the fact that 
switching is only permitted when the link voltage is zero 
means that the complete freedom of action that Patel and 
Hoft assumed, is not open to the designer. Instead, a less 
than optimum implementation must be accepted and the 
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problem that presents itself is that of optimising the har- 
monic content of the output to satisfý the specification of 
the particular application. 
It should be added that although the RDCL permits 
switching only at certain prescribed points, an important 
bonus is the ability to increase the number of chops and 
thus improve the control of the output waveform, with 
no thermal penalty. 
Optimisation of the harmonic content of RDCL 
inverters 
The output wa,, eform generated bý an inverter emplo\ 
ing a resonant DC link is synthesised from a series of 
identical positive and negative polaritý pulses. The pulses 
are of a relatively high frequency compared to the funda- 
mental component of the output waveform, and the har- 
monic content is determined by the combination of the 
number and location of the positive and negative pulses 
in the output waveform. 
Generally, in systems using precalculated switching 
patterns, the output waveforms are made to have quarter 
wave symmetry in order to eliminate all even harmonics. 
Because of this symmetry, the problem of deciding on the 
form of the synthesised waveform and its analysis is 
reduced somewhat. However, a considerable optimisation 
problem still exists. Some measure of this can be gained 
from the example of a 50 Hz output being produced from 
a DC link that resonates at 20 kHz. For such an inverter, 
each full cycle of the output will be synthesised from a 
combination of 400 positive and negative polarity pulses. 
If quarter wave symmetry is assumed, it still means 
that each quarter wave will be formed from a com- 
bination of 100 pulses. These 100 pulses can be arranged 
into 2`0 different combinations and the predicament 
facing the designer is to choose from this very large 
number, the combination that will produce the best 
output in terms of spectral content and harmonic dis- 
tribution for the particular application under consider- 
ation. 
In the early 1980s, the use of delta modulators in the 
control of inverters was reported and Kheraluwala and 
Divan [4] described their use in the control of resonant 
link inverters. Of these the sigma-delta modulator has 
much to commend it. It operates by a sampling method 
and maintains a volt-second balance between its output 
and a reference, which, in the case of an inverter of the 
type under consideration, will be a sinusold. 
A schematic diagram of the circuit i's shown in Fig. L 
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Fig. 1 Sigma-delta modulator 
integral with respect to time of the difference between the 
reference signal and the feedback signal. The output is 
stored in a sample and hold circuit and this is updated at 
the sampling frequency (f, ). 
Kheraluwala and Divan found that this type of modu- 
lator, which runs in real time, offered effective harmonic 
minimisation although significant harmonic energý 
existed at subharmonics of the sampling frequency. 
This 
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, Aaý of implementing modulation of inýerters is bý thc 
so-called preprogrammed method Ahereby the switchim: 
pattern is calculated offline and stored in a look-up table 
or encoded in an easilý calculated algorithm to allo%ý it 
to be recalled by the inverter control system. An ad%ant- 
age of preprogramming is that sophisticated controi 
algorithms may be applied since the time for COMPLItd- 
tion is not critical. It is this týrc of nioduloion method 
ýýhich is proposed in this papcF, 
Simulated annealing in tunction optimisation 
The optimisation of a function -ý means 
finding its 
maximum or minimum value. For claritý the discussion 
here will refer exclusivelv to minimisation, although the 
principles underlying the two operations are identical. A 
minimisation procedure can he converted to maximi,,, a- 
tion by simply changing the sign of y. In engineering the 
interest in function optimisation stems from the desire to 
adopt the best solution to a problem from many pos- 
sibilities. For example, -v may represent 
the area of silicon 
required for an IC, or the amount of copper wound on 
an inductor, or a complicated function of several design 
variables. Finding an extremurn of ,v 
then indicates the 
optimum design which can be achieved. The function y 
may be considered to be a measure of 'goodness' of the 
design, and where minimisation is the aim, high values of 
v correspond to a penalty, or high cost. Hence y is 
referred to as the cost, function. 
In real engineering problems . 1, is not usually 
a simple 
function, and as a consequence will have many local 
inininia, as shown in Fig. 2. In this diagram I, Is a function 
Fig. 2 Lo(al and global minima 
of one variable, x. Suppose y is evaluated initiallý at A, 
and small changes are made in x such that the vafue of -v is reduced. This process could be repeated until point B 
was -rrived at, where y would stop decreasing. The func- 
tion increases either side of B so it is known that a 
minimum has been located but it Is only a local 
minimum. By inspection it can be seen that the overall 
global minimum is at C. This example is a trivial one, but 
it demonstrates that simply moving 'downhill' on a func- 
tion until it stops decreasing does not necessarily lead to 
the function's minimum point, and can cause the algo- 
rithm to get stuck in the local minimum. When analysing 
a function of many variables this becomes a serious 
problem and will frequently prevent a good extremum 
from being located. Despite this significant deficiency, 
many optimisation algorithms operate in this manner, by 
improving the cost function with everN step until no 
further improvements are possible, i. e. by, moving 
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x 
towards the nearest minimum. This is not the case with 
simulated annealing techniques [5-7]. 
In simulated annealing algorithms a proposed change 
in the variables which cause a decrease in function y (i. e. 
a downhill step) is always accepted, but additionally a 
proposed change which causes an uphill move is some- 
times accepted. The criterion for acceptance is the value 
of a probability function as explained below. Because 
uphill steps can be accepted there is a finite probability of 
the algorithm 'jumping out' of a local minimum, and 
moving towards a different, and hopefully better, extre- 
mum. Initially many uphill moves are accepted allowing 
a large amount of the variable space to be explored. As 
the optimisation procedure advances, the probability of 
acceptance of an uphill step is gradually reduced, allow- 
ing improvements in the cost function to be achieved but 
also giving the chance of escape from local minima. 
Eventually the probability of uphill moves becomes so 
low that the algorithm settles into a minimum from 
which it cannot escape. 
As implied by its name, simulated annealing has many 
analogies with the way in which materials order them- 
selves during the cooling or annealing process. At high 
temperatures substantial atomic rearrangement is pos- 
sible. If the temperature is reduced slowly enough, the 
degree of freedom of the constituent particles gradually 
reduces until the material freezes into an ordered state. 
The ordered, or crystalline, state of a material usually 
corresponds to a low-energy condition. In simulated 
annealing algorithms, the proposed moves produce 
changes in the cost function which correspond to the 
energy changes incurred by atomic arrangement in 
nature. In the natural annealing process the probability 
that an energy change AE will occur is governed by the 
Boltzmann probability distribution as given in eqn. 
where T is temperature and k is Boltzmann's constant: 
AE) 
P(AE) = exp 
( -kT (1) 
Thus the larger the attempted energy change, the less 
likely it Is to occur, but overall, the probability of a given 
change is greater at higher temperature. By analogy, in 
the simulated annealing process the Boltzmann probabil- 
ity distribution is used to describe the probability of an 
uphill move in cost function y having magnitude AE. It is 
useful to still refer to T as *temperature', but the constant 
'k' is no longer Boltzmann's constant; it is a scaling 
factor appropriate for, and peculiar to, the application. 
Although this method provides the possibility of 
escaping from local minima, there is no guarantee of 
reaching the global minimum. In fact in a system of many 
variables it is most unlikely that it will be reached. 
Instead the aim is to achieve a good local minimum, or a 
minimum which cannot be significantly improved upon 
using a reasonable amount of computing effort. There are 
several factors which can affect the quality of the 
minimum achieved. 
(1) Starting temperature'. this affects the initial 
random' variable space search. 
(Iii) Cooling schedule: i. e. how quickly the temperature 
is reduced. This has a powerful influence on the amount 
of variable space which is searched, and thus on the 
quality of the final result. 
(111) Starting point: if the algorithm is given a starting 
point which is in the vicinity of the global minimum it is 
likely to give a much better result than a random starting 
point. 
The theorý beh I nd simulated annealing is fairl,, straight- 
forward. ýlost of the complications in its application 
arise from selecting the appropriate cooling schedule and 
cost function. It is important that the cost function accu- 
tately reflects, with suitable weighting, the parameters 
that are required to be optimised. 
Simulated annealing in this application 
5.1 General principles 
As explained above, the output of a clamped RDCL 
inverter is determined by the combination of positive and 
negative pulses selected from the resonating link. Conse- 
quently the number of possible configurations is finite, 
though very large. The problem is one of combinatonial 
optimisation and can be conveniently expressed in matrix 
notation. Consider a general pulse train typical of the 
output of clamped RDCL inverters as shown in Fig. 3. 
Lct this be the function pu(wt). 
pulse 
t 
etc 
Fig. 3 Clamped RDCL inverter pulse train 
The objective is to control the harmonic content of 
pu(wt), consequently it is necessary to perform a Fourier 
analysis. The Fourier series is given by 
pu(wt) [a, cos (mot) + b, sin (nm)] (2) 
where 
I 2n 
pu(wt) cos (nwt) d(wt) (3) 7T 
f, 
1 
pu((, gt) sin (nu)t) d(wt) (4) 
7T 
fo 
In general, the modulation process determines that pu((t)t) 
shall have quarter wave symmetry to eliminate even har- 
monics, consequently a, is zero for all n. Also the expres- 
sion for b. may be rewritten as follows: 
4 fný2 
pu(wt) sin (nwt) d(wt) (5) 7r 0 
Let s,, be the function which determines the sign of the 
nth pulse. This gives the matrix notation as shown in eqn. 
6, where r denotes the Fourier integral evaluated over the 
period of individual pulses. R is the number of pulses in 
each cycle of the synthesised output waveform. The 
general term of matrix r is rij as defined by eqn. 7., where 
T, is the period of one resonant pulse. 
r, ,r, 2r, 3... r, (R 4) Sl 
bI 
r2, r22 ... r2(R 4) S2 
b2 
r3, ... S3 b3 
............ S(R 4)_ (6) 
4 iw Tp 
- PU(wt) sin Owl) d(wt) (7) lz llwtp 
/Ef. Pro( 
. -f. 
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PU(wt) is a function having the same basic shape as 
pu(wt), but with positive pulses only. Due to the quarter 
wave symmetry h,, is zero for even n. A cost function may 
now be derived in terms of the remaining h, The optim- 
isation process is concerned with finding the form of s 
such that the cost function is minimised. 
5.2 The cost function 
The cost function consists of two elements: the first deter- 
mines the amplitude of the fundamental component (h, ) 
of pu(wt), and the second encourages the algorithm to 
minimise the amplitudes of a given number of harmonics. 
The fundamental amplitude control is achieved by 
assigning a high value to cost function y if b, is more 
than 5% in error of the desired amplitude, but assigning 
no cost if it is within this limit. The second element of the 
cost function is a value derived from the sum of the 
amplitude of harmonics which are to be minimised, 
together with a weighting which favours the largest 
decreases in the low-frequency harmonics. Mathematic- 
ally this may be written as follows: 
h, - ideul 
ideul 
)ý 
q-, 
q,, -q+ COST =q qmaA 
x b(q) 
b, - idecil 100"- > 5'ý/, ý: ideal 
) 
COST = 10" + 
qý, qmax q+1xh, 
q, 
(9) 
qýIý(q,,, 
where q is the qth harmonic to be ininimised, q... is the 
total number of harmonics to be minimised, h, q, is the 
amplitude of the qth minimised harmonic and ideal is the 
amplitude of the ideal fundamental component. 
Manv different cost functions could be devised, the 
specific application determines the characteristics that are 
considered to be 'good'. In this case a 'good' output spec- 
trum is one in which the controlled harmonics have very 
low values. Another cost function might, for example, 
attempt to minimise total harmonic distortion (THID). It 
is important that all quantities which are required to be 
minimised are included in the cost function. Using the 
cost function given as an example above, it may be found 
that as the controlled harmonics are minimised, the THD 
rises. If this rise is unacceptable, a further element must 
be included in the cost function to control it. This means 
that in practice the cost function becomes the only way in 
which harmonic spectra may be compared since the user 
should have confidence that it is the ultimate test of 
goodness' for a particular application. If this confidence 
is not achievable it implies that the cost function needs 
amending. 
5.3 Proposed moves 
In order to improve the chances of achieving a 'high 
quality' minimum, sigma-delta modulation (Y-AM) is 
used to define the starting point for matrix s. YLAM pro- 
vides a modulation pattern with a fairly well defined fun- 
damental amplitude, and reasonably small lo\v-frequencý 
harmonics. The simulated annealing algorithm proposes 
amendments to s by sequentially cycling through the ele- 
ments of s, reversing their sign and re-evaluating the cost 
function. If the sign reversal improýes the cost function 
the move Is accepted, If It causes an Increase in cost (i. e. 
an uphill step) acceptance is dependent on the probabilitý 
eqn. 1. The equation is evaluated for the current tem- 
perature and compared againt a pseuclo-ranclomlý gener- 
ated number which takes values between 0 and 1. If the 
random number is less than the value of eqn. I the uphill 
step is accepted. Otherwise the element of s concerned is 
returned to its original value. 
54 Cooling schedule 
The cooling schedule has enormous influence over the 
quality of the final result. The process of finding a good 
schedule relies on a great deal of trial and error, intuti- 
tion and some insight into the particular application. The 
first requirement is to set the scaling factor k- in eqn. 1. 
For example in the tests described below, k, was set such 
that the probability of acceptance of a typical uphill step 
was 0.1 when the temperature was 1. This demands a 
'feel' for the size of typical function changes (AE). After 
much experimentation the following cooling schedule 
was adopted: 
(1) Starting at T=0, the temperature is increased in 
steps of 0.1 until 10",, of uphill moves are accepted. This 
is analogous to melting a material in the annealing 
process. 
(111) Cooling: during each cycle, the sign of every 
element of s is reversed to propose a move, as described 
above. Between cycles the temperature is reduced by 
0.5 ..... . 
This continues until no improvement in the cost 
function can be achieved. 
(111) Step (10 is repeated twice using starting tcm- 
peratures of 50'ýý, and 33% of the original. 
By incorporating the 'melting' process, the algorithm 
finds its own starting temperature, appropriate to the 
particular problem. The initial figure of accepting 10", ý, of 
uphill moves was used after it was found that allowing 
too many uphill moves to be accepted initially dissipated 
the benefit gained from using EAM as a starting point. 
5.5 Practical applications 
In practical systems It is usual that an inverter is required 
to generate variable magnitude and variable frequency 
outputs. Consequently, the above process would be 
repeated over a range of different fundamental magni- 
tudes and number of pulses (i. e. frequency). The resulting 
modulation patterns would then be stored in a look-up 
table for later use by the inverter. Storage of patterns for 
resonant DC link inverters can be done very efficiently. 
For example, a pattern having quarter wave symmetry 
and comprising 100 pulses per quarter cycle may be 
stored as a 25 digit hexadecimal number. Even where 
many patterns must be stored the notation is very 
compact. During operation the inverter controller simply 
selects the pattern appropriate for the demanded magni- 
tude and frequency conditions, and converts it to a 
quarter wave symmetrical binary sequence. 
Results 
Týpical results are shown to allow comparison to be 
made between simulated annealing, and a search method 
which never accepts uphill steps. This second method will 
be referred to as the 'direct search' method. The same 
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Table 1: Comparison of search methods 
Test Nominal Number of Initial cost Final cost Final cost Percentage 
fundamental controlled function value function value function value improvement 
harmonics (sigma-delta (direct (simulated in cost 
modulation) search) annealing) function 
1 08 9 0.078796 0.0400 00378 5,50 
2 M5 14 0.129647 0.0832 0.07946 4.50 
3 055 4 0.041216 U0289 0,0047 837 
4 0.2 12 >lo, 0.1212 00379 687 
5 1.0 14 0.128366 0.1284 0110 14ý3 
6 065 19 0.18822 0 1364 0126 7.62 
7 0 35 12 0052944 00529 00409 22 7 
8 1 15 11 > 10, 0.1304 0077 41 0 
cost function was used for each method, and moves were 
suggested in the same manner. To aid comparison some 
results are shown in tabular form and some in graphical 
form. 
02 
0 15 
2 0.1 
CL 
E 
cl 
Fig. 4a and h show, respectlvelý, the theoretical har- 
monic spectra for a clamped resonant DC link inverter 
using switching strategi I es derived by the simulated 
annealing technique and direct search technique, These 
were obtained by evaluating eqn. 6. The nominal funda- 
mental is 0.2 p. u. Nine harmonics were minimised. It can 
be seen that it is possible to reduce the amplitude of the 
harmonics to very low values. Typically harmonics can 
be reduced to less than 2.5'ýý,, of the fundamental ampli- 
tude. Triplen voltage harmonics do not cause currents to 
flow in three-phase loads without a neutral line, conse- 
quently no attempt was made to minimise them. Odd tri- 
plens are marked on the spectra with a 'T'. The harmonic 
labelled 'F' denotes the first unminimised nontriplen har- 
monic. Fig. 5 demonstrates how a band of harmonics, 
0-05 
02 
0 15 
:3 
CL 
0.1 
CL 
E 
0 
005 
Fig. 4 Comparison of spectra 
a simulated annealing 
b direct search 
Table 1 shows cost function values obtained using 
simulated annealing and direct search methods. In every 
case it can be seen that some improvement in cost func- 
tion was possible. This was found to be true in all tests, 
though it cannot be proved mathematically. The 'number 
of controlled harmonics' refers to the number of odd, 
nontriplen harmonics which the cost function attempted 
to minimise. Additionally, the fundamental was con- 
trolled to within 5% of a given nominal value. The fourth 
column of the table shows the initial value of cost func- 
tion obtained after applying sigma-delta modulation. 
This indicates how the final cost function value compares 
with the starting value in each case. 
06 
05 
03 
02 
01 
06 
05 
D 
03 
cl 
E 
002 
O'l 
Fig. 5 Comparison of spectra 
a simulaied annealing 
h direct search 
remote from the fundamental, may be minimised. In this 
test seven harmonics were minimised starting with the 
13th. The nominal fundamental value is 0.55 p. u. Fig. 6 
shows the spectra obtained by computer-simulated 
sigma-delta modulation, which is used as the starting 
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b 
point for the simulated annealing process. Fig. 6a was 
obtained using the same conditions used for Fig. 4, and 
Fig. 6b was obtained using the same conditions as Fig. 5. 
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Fig. 6 Spectra due to sigma-delta modulation 
a 0.2 pu nominal fundamental 
h 0.55 p. u nominal fundamental 
It can be seen that although Y-AM produces low values of 
harmonics, control of individual harmonics is not pos- 
sible. 
Although the s 
a random number 
-nulated annealing algorithm relies on 
generator for its operation, the results 
shown above are repeatable if the sý stem is cooled sloA 1ý 
enough. 
Conclusions 
Simulated annealing has been shown to be an appropri- 
ate too] for tackling the problem of large-scale optim- 
isation that is encountered when attempting to calculate 
preprogrammed patterns for resonant DC link inverters. 
The proposed method requires only modest computing 
facilities. The results shown were calculated on a desktop 
PC, taking around 15-20 minutes per run. It is not pos- 
sible to say how close the final results are to the global 
minima, although comparisons can be made with opti- 
misation techniques which accept only downhill steps. 
These show that simulated annealing offers an improve- 
ment in the minimum which can be obtained. The magni- 
tude of this improvement depends on how good a 
minimum was found in the first instance. 
The cost function suggested in this paper is one suit- 
able for approximating harmonic elimination. However, 
many other cost functions could be derived to optimise 
different parameters. The theorem of simulated annealing 
could also be applied to other types of resonant convcr- 
tors and indeed, to many other engineering problems 
which require optimisation for their solution. 
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Using Resonant DC Link Inverters in Traction Auxiliary Supplies 
by P Ellarns, BEng AMIEE and AD Mansell, BSc MSc PhD CEng MIEE, UnIversity of Salford, UK 
SYNOPSIS Thc prohj,: Ijj, ý fac,: d aumllarý Com cl tcl s ý: Jnpl()ý Ino itching, dc% Iccs alc C\, 1111111CCL 
and tll, ý c1m: 1-1pi 
g 
iatc thcsc difficultics. Tllc -g 
tcchnologý of 'soft s\\itching' introduced "Inch promises to allc% , Rcsoriant DC Link In%, crtcr is SLILIgcstccf as a suitable sobs"Aching topologý for the traction tm ýi roil mclit, and its 
pCI-forinaricc is conlparý: d Com ý: Iltlollal collvcrtý: rs. Control strangws w exanimcd \\Itll I 1XII-tICUlar 
cnq)hasis on pN-progrum"cd tMxs Expci-imcrital data obtaincd frOrn a lo\n-po\vcr tk: st rig is prcscntcd in support 
of thc thcor\ , 
NOTATION 
1,1- Rcsoilant Hicluctmcc 
C I' Rcsonant cLipacitancc 
k Clamping c0cfficicilt 
%/ voltagc 
t Tillic 
1.1 NTR 0 1) 11 CTI 0N 
Traction m1\111,11-N comcrtcrs pCIT61-111 111 1111portant 
function, 
-Suppking 1)0\\Cl- to S\Stk: llls Cssclitial 
Cor 
passcilgr comfort. safý: tý , and normal train opýýration hici-casing lcvels of sophistication III traction vchicic 
cqLI1j)111CI1t arc phcmý, g highcr c1ciliands on the 
SI)CCIFIcation Of aumllar\ COII\, Cl-tci-s. Thc gý: ]Icratccl 
\\, I\, Cfc)l-llls Imist bc of \C[-\ high qLllllt\. bUt thC 
converter iiccds to bc as small and liolit as possiblc. 
Thc failurc of III auxiliar\ coink: rtcr can makc a 
vchicle unusablc, COIISCC]LICIItlý rclmbilitý is also an 
Important considcration, to prevcm loss of rcVCIILIC. 
The I-cplacLmicilt of Motor-Alm-nator (NIA) scts bv 
the static comcrtcr as I sourcc of ml\lllal-ý po\\cr nict 
of the rCClLIII'CIIICIIt-S III tcrms of rcclucccl 
maintcnancc and incrcascd flc. \ibilit\. Ho\\c\cr thesc 
comcrtcrs arc USLIalk hascd on comentional 'hard- 
smtchillg, tcClInolop and tcnd to bý: largcr than 
CCjLIIV, Il0ItlV ratcd NIA scts FL1I-thCI-, t1w ql. lalltý Of tl1C 
gcncratcd \\avcforms is limitcd b\ the 10\\ smtclimo 
fi-ccluci-icics. Tlwsk: problcms can bc tracccl to thc high 
s\\itching, loss of 'hard-smtching' con\ý: rtý: rs 'Soft 
smtchino' is III cilicroing, tý: clmolop \\hich aclclrcssý: s 
sonik: of the probicilis of con\ý: ntional con\ý: rtcrs bý 
rcclucing the s\ýItcliing loss to ver, lo\\ \!, IILlcs Pic 
t\\o methods of smtching arc comparcd In morc clctail 
bclo\\. 
1. STATI CAUX 11,1 ARYIN VE RT E RS 
Static comerters ha\c cft-Cctlýclý rcplaccd the Motor- 
Altcrnator set as the mcans of generating appropriate 
supplies forauxillary loads on rail%\ay vchicles(l). The 
illost common circuit C011figUration Is based on the 
Voltage Source Inverter (VSI) as shown In Figure I. 
FI Ll 111 CI. VUIL 
Iv S 
3U Ll I (- L; IIIýý.; I Lt: I 
.0b. do ON -10 
S! er)-(Jov/n Input 3-Phase 
Ct-(-)r, r, p, r Fi ie, Irverl(,. r 
This circuit is popular due to its extreme simplicit\ 
(only si\ smtching dcýiccs are needed). its \\ell 
understood design procedure. and the fairly simple 
control strategies \\hIch rnaý be used. Ho\\c\-cr each 
time one of the in\ crtcr s\\ itches is required to turn on, 
or turn off, ciicrg\ is dissipated in the smtch in 
addition to the conduction losses. This occurs because 
during switching. the dc\ ice experiences 
Siniultancousk. high IC\CIS of voltage and current as 
shomi in Figure 2. The switching loss for-nis a 
sw, mficant proportion of o\crall device losses. To 
prevcIlt overheating, aI 11111t exists oil the amount of 
I)o\\cr which may be dissipated in a smtching dcvicc 
\%Itll a given licatsink. Conscclucritly this limits the 
frccjucncý at %\ hI ch a cle\ Ice lllaý be s\\ itchk2d 
Opci-ating fFCCILICIICICS for SLICII convertcrs are typicallý 
less than 50 Iz. This lo\\ frcqUcnc\ rcsults in high 
harmonic coritcrit of the comertcr %\a\eforms, \\hIch 
(Icniands large, costjý filtas II Igher S\\ Itching 
fi-cclucricles enable smallcr filters to be Uscd, but 
ncccssitatc larger licatsinks for the po\%cr devices. 
Thus a tradc-off exists bct\\ccii Filter and licatsink size, 
III imcl-tcrs of the týpc shoml III Figure Iý mlibbCi. 
1? ciworks are placed W paraHcl \\Qh powr devices to 
provide protemon Boni OVCPVohage du ri ng 
cornmumnon. Snubbers ma\ also be used to reCILICC 
dcOcc switching loss b) 
Owing 
voltage and curmit 
cluring switcling. Ho"ever the ovci-a// s\6tching, loss 
is not reduced, and maN even be increased. and still 
Icavcs the problem of dissipating the cncrgý from the 
snubber nctv\orK Energy rcco\crý (IOSS-ICSS) Snubbers 
arc availablo but the penalty for their use is I 
Sll, 'Ilifkant IIICrCaSC in CRUit complexity An additional 
probkni is caused b\- the abrupt changes in \o1tagc and 
Current N\hich occur during switch modulation \\11ich 
can cause Electromagnetic lnwrNcnce (EN114 and 
sutca the devices to hinh ON of sn-css 
3. UNTRODUCTIONT0 
INVVIZTE-Rs 
s(qj yj, is currcjjtjý reca% ing a considerable 
amount of attention as a r"cans of Am iating the 
Inoblems of witchim-, loss described abo%c(2.3) In 
soft sN\ itched com crta-s the % olti, -, c across, the 
dc\ ices. 
or current through than is brought snloothl) to zero at 
periodic intervals AM these Zero %OltWC Or Current 
cond It IUI Is the S%ý itchk: S 111,1ý be C0111111LILIted \ý Ithout 
'111%, energy loss. This d I iffers from hai-d Ali lIC1711717 
%\hcrc the s%%Itclics are used to Inflict abrupt changes 
on the voltage or current. As implied by their nanic, 
n: sonant comcr-tcrs achieve soft smtclung bý means of 
a rcsonant Inductance-Capacitaricc (LC) circuit The 
function of the rcsonant components Is to prodUCC the 
periodic voltage or current zeros. In practice thcre is 
al \%a\ s some loss associated \\ Ith commutating 
Lvlccs, but soft smtching convcrtcrs reduce it to very 
lo\ý values. This criabIcs the frcqLICIIC\' Of SWItChIlIg to 
be ralsed slgnlficantlý . 
The higlicr switching frcqLICIICý 
offers the potcritial for miproNcd harmonic control of 
the comerter OLItj)L1t, and mcrcascd po\\cr dciisitý (I c 
smallcr VOILIJI'le or increased thr0LI_ql1j)Ut) There are 
also othcr Important ad%alltagcs 
" In sonic topologics dcvIcc snubbcrs arc not 
i cqu I ral This has 1111plicatiolls ill tcrills of 
cost, and miproýcd rchabilit% . 
" Duc to rcduccd rates of cliangc of voltage 
(A ' dl) tlicrc is a rcductlon ill rad iatcd 
Elcctromagiwtic Intcrfcrence (ENII). 
" DcvIcc turli-oll and turn-off strcsscs a rc 
rcdLICCCi. 
N1,111% diffci-crIt eon%ý: rtý: r topologies arc possible. 
Addit, onalk thc% ma% be classficd in many different 11 
\\, I% S, One S% stem of classification indicates the 
manner In \\hIcl1 the resonant CoMponcrits are 
connected in circuit, \\hich ýiclds the names porallel 
Imk, and sciws hi7k cIrCLIIt In series link circuits the L 
in series with the path of po\\cr and C components lic 
flo\\. In parallcl topologies they arc connected across 
the po\\er path. Both these types may be subdivided 
into AC Lind I)C resonant circuits. This depends on the 
Figure 3. EvinmIcs of resonant hilk- toj)oloýncs 
(a) 
(h) 
nianna III \\hich the r(ýsonant compoimits opcr. itc III 
AC týpcs the L and C cxl)criciicc bi-dir, ýctional 
voltagLýs and cum: nts. III DC typcs the \, oltLi_gc or 
currcnt has a DC OffSCt SUCh tllZlt It pUlsates bUt docs 
not cross zcro. Figurk: ', (, i) sho\\s an cvimplc of a 
scrics-rcsonant AC link- convcrtcr, Figurc -', (b) sho\\s a 
parallcl-rcsonant DC link, convcrtcr. 
Scrics rcsonant links s\\itcli at zcro c-111-1-L, ill pollits. 
\%hich allo\%s the use of naturally commutatcd dc%'ices 
N\hich zm: clicap and ruggcd. Flo\\cvcr both rcsoriant 
componcrits must carr\ the full load curi-crit. In parallcl 
rcsonant link tvpcs, the L and C do not carrý the full 
load curf-cm. and thus ha\c lo\\cr ratings. Flo\%ý: \cr, 
SLIstaining the rcsonanec can bc morc dIffiCLIlt. Tlic 
topologics shown in Figurk: ') arc SLIItablC for inclustilal 
clriýcs \\Ilcrc a 33-phasý: suppl\ is a\ailab1c, but not for 
traction situations onk DC or singlc phasc AC 
is acccsslblc. A morc appropriatc circuit. \\hich is also 
tllýý MOSt POI)LIlar typc of rcsoriant DC-link, im, crter, is 
shomi in Figurk: 4(a) and is knomi as the Acti\clý 
Clampcd Rcsonant DC Link InN, crtcr (ACRDCLl)(4) 
This has a DC voltagc link. but cannot bc ICCLII-, ItCl\ 
dcscribcd bý the tcrms 'parallcl' or 'sk2rws' rcsonant 
link, It maý bc notcd that tl%ý supplý is a fiwd DC 
voltage SOLII'CC. 
1'12111*C 4. AC11% Cl% k- 1,11110ý20 KI-P, 
- 
1-1 
D, 
Clamp cC I-T, 
VDC 
In this circuit the hnk voltage pcriodicallý resonates 
do" n to zcro as shm%n m Fivurc QW At As pomt aný 
rcqudvd conunutations take place The link frcqucncý 
is 1, pwally 20 to 00 ki Iz A si, -, in 1-icant 
feature of' tills 
CH'CUlt Is the LISC Of CIa1llI)l1lk-' ]'he clamp performs 
protcction and control functions Firstlý the link 
Wage excurslons are Imited bý the diode De and 
clamp"19 capacitor C The voltage oil C is controlled cc 
typically to 0.2-0 4Vs. \\Ilcrc Vs is the DC supply 
voltage ConseciLmitk this hmits the mavnium \oltage 
applied to the smtching devices to 1.2-1.4\'s To 
aclllc\c the necessar,, link frcqLlcncies, and to simpliý 
thk: base dl-[\ C rcCjLllrk: lIlCI)tS, the most suitable 
s\\Itching device is currcntlý the IIISL]Iatcd Gate 
Bipolar Transistor (IGBT). A nominal 750%' DC 
raik\aý supplý niaý ýarv between 400 and 900 Volts 
ThLIS. by selccting a clamping IC\ cl of I ý4VS 
implementation of all ACRDCLI, mthout a prc- 
conditioning chopper. is possible using cLirrcntl\ 
a\. illablc 1.7k%l IGBTs. Tllk: second function of the 
clamp is to control the resonance of the link. Miring 
operation, the \olt. igc oil the resonant capacitor Cr 
smngs u1mardS Lllltll diode Dc fon\ard biases, 
allomng the resonant CLlrrcnt to flo\\ into the clamping 
capacitor Cc Evcntuallý this current reverses, flomng 
back tlirOLI_gll tralls'stOr Tr Tr is turned off at a point 
in tinic calculated so that the \olt. igc oil Cr rcsonatcs 
back to zero \ý ithout significant overshoot. or 
undcrshoot. Tills allo\\s the resonance to be controlled 
oil a cyclc-bý -cycle basis. 
It is possibic to 1111pIcilit: 11t the C1,11111) Lising Passi\*Cý 
ratlicr than activc compomýnts. This gi\, k: s an extrcrilck 
robList and lo\%-Ioss topologý. but thc ln\crtcr dcvIccs 
cxpcrjcncc voltagcs as high as 2V, Conscqucnt1v this 
is not a vlabIc option for opcration from traction 
Suppl\ voltagcs at 01Lý nloim: nt, but mav bc the 
prcfcrrcd choicc \\Ilcn highcr voltage dcýlccs bccome 
availablc. 
4. CONTROLAND DV-SIGN 
CONSI D EIZATI ONS 
4.1 Comparison betNýeen RDCL and hard-smtching 
colivertel's 
It has bccii explained abo%c ho\\ rk: soilant DC link 
in%crtcrs mav be used to reCILICC S\\ItCl)lllg IOSSCS. 
TabIc I allo\\s a quantitati\c comparison to be made 
bct\\ccii RDCL imcrtcrs and hard-smtching inverters. 
The rk: sults are taken from \\ork carried OUt bý Clicii ci 
al (5)ý Di\, in ci ct/(6) and Dj\ an(7) 
For Rcsonant DC Link Imcrtcrs the table also 111CILides 
kmcrgý loss in the additional clarriping device. It can be 
scCil that in cach ease the o\crall dc\icc losses of the 
Rcsonailt DC Link iil\crtcr are less than the hard- 
S\\ Itclik: (I in\ý: rtk: r dcspitc [lic fact that the s\%itching 
frcqLIC11Cý of the RDCL is 5 to 6 tinics higlicr. It 'is 
important to i-cmcniber lio\ýcvcr. \\Iicil comparing 
S\\ itching fi-ccliwilcics In this manner that the 
commutation of dc%lccs in RDCL comertcrs is 
constrained to the zero voltage points of the link, \\hilst 
the switches in a hard-smtchcd com, cr-ter maý change 
state at am point in time. This constraint on smtchim, 
has far-rcachin -1 _g implications 
for the harmonic qLl, lltleS 
of the output \\aveforms of the RDCL Invurtcr. The 
týpe of ll\VNI schemes adopted for the hard-smtching 
ll)\'Cl-tC[-S ZII-C COrlSeqLICI)tl\ inappropriate for this týpc 
of rcsonant com crtcr. Oth,, ýr t\ pes of soft-s\\ itchin(, 7, 
convcrtcr are emerging (8) \%hich alloý\ truý: P\VNI 
smtching. but do so at the cxpcnsc of slgnlfiicantlý 
inci-casud cirCLII*t CO[III)ICXlt\ . 
Table 1. Commirisoii of smtchinu loss 
JI -_ Ll IC ý) \IILIIý: ý, i ý, (-) I\\Iý\: IoFIII 
Re'erence 
Waveform 
hard-smtehing invý: rtcr to producc output \\a\cforms 
mth equivalcrit, or supcrior Total Harmonic Distortion 
(THD) Evcn \\Itli this restriction it can bý: sck: n from 
Resonant DC Link 1-1 m-d-Switch ilh) 
Test Dc\ ices S\\ Itching Conduc- S\\ ltýAliflgo Tot, d S\ý Itching Conduc- S\\ I Ichilig Total Used F I-c(piclic-N tion L Dc\ ice FrC(pICIICN tion Loss Dc\ ice 
Lo,, s L o,,,, Loss Loss 
A 1200V 
I (MA ()()kf fz 74 \V S7W 4 () I \V I ()kl Iz 3 0 \V OX 2W 
IGBT 
13 600V 
10 OA 0()kl Iz 4 \V )4 \V 574 \V I Oki iz 405 W 436 W 01W 
IG 13-F 
SIIIILI- 
I'acd -, ýkI 1/ 2NV 4N W I \V 
ki Iz 4 34 \V 0ý IAV 
4.2 Control strategies 
Fioure ý sho\\s ho\\ thc output \oltagc \\a\cforilis of 
Rcsonant DC Link Imcrtcrs arc consinictcd. (Non 
For clarit\ the is SIIO\\Il mth just a fc\\ 
PUISCS pcr C\clcý In 1)1-, Ictlcc flicl-c is hkclý to bc 
IlLII1dl-cdS), Posmvc and ingatkv pu1scs arc sclcctcd Al 
accordsmicc NON a modulanon suawm to wridwsic 
the dcsircd \\a\cshape, The most popular 
Qcs 
of 
modulators for this týpc of comcrtcr arc hascd oil 
DC1ta NIOdLIIatIOIl tCChIliCjLICS (9) Of' I)al-tICLIIar 111tcl-CSt 
Ill po\ýcr c1cctrollics is SI Lý111,1 Dc1ta NI Od Ll I at I oil 
(1AMY In Pl-1HCII)IC thiS [ýI)c (If 1110(11.11ator attcnipts to 
maintain wlt-sccond balmcc bct\\ccri th,: coii\c[-tk: r 
discrctc Output pu1scs. ind a I-cf1cl-clicc \ýLl%cforlll 
("hwh is inuaQ a smusod) -pus Inocas is donc ill 
rcal timc Coilipansons "crc madc bý Flllllcý L'I IN , (2) 
ba"cai wonant DC link comcilcis us, 11-1-1 LAM Md 
hard-s\\ itchcd Com cl-tcl-s clllpl(--)ý Ill=', I)lllsc-\\ Idth 
modulation hlcý slI!:,, =,, cst that thc 
frccjucllcý Of thc 
RDCLI nccds to bc 4 to 5 tinics grcatcr [11,11, t1l, 1t 01' (11c 
Ta bIý: I that '111 ý.: Jwrn loss rk: ductloil \wuld be 
achic\ ablc %\ Ithout increasing TH DA potential 
problem mth LAM is tile sub-harmonics %\hich are 
ucnk: ratcd duc to the apkýrioclic nature of its operation. 
An aitcrimmc to rcal-tinic niodLIlatIOII strategies is to 
LISC .1 pi-c-progranimcd stritcg,,. Here the modulation 
pattcrii is calculatcd off-line and stored in a look-LIP 
tabL: or cncodcd in an algorithm \\hich can be 
C, IICLII, it(: d quIckl\ In rcal tinic During operation the 
comcrtcr rcco\crs the appropriate pattern for the 
c1csirccl frcqucnc\ and \olt. igc conditions. A significant 
advantagk: of pre-progranimcd nictliods is that clucwter- 
ý1 al, c' S, vm)?? co, _v 
ma\ be ciiiplo\cd By making all four 
Ljuartýýrs of the gcncratý: d \\avcform symmetrical. all 
c%cii harmonics arc eliminated, rcdLICIIIg harmonic 
distortion Dn: rmimng the appropriate modulation 
pattcrii In a discrete s\stcm such as this imolNcs 
sJecting the pattern \\hIch gi\cs the most desirable 
harmonic charactcristics from a finite. but extrctilcl\ 
largý:, sý: t ot - possibilitics In matlicniatical terms this 
corresponds to combinatorial optimisation on a large 
scale For example. in a system utilising a NO! * link 
frcqL1Cr1Cy' \ýIiich is s1wdicsismg a 5010 OUtpUt 
\ý'1VcfO1-n1.400 pulses arc incorporated in each 
sy-ndicsiscd cycle. Assurning quarter-mvc symiuctq, 
Ods means that the modulation pattcm consists of IN 
pL11SCS The total number of possible combinations of 
these pulses is 2'"'). It is not possible in practice to 
sauch all these combinmions as a mcushates 
unonuous amounts of computer time. The authors have 
ho"c\cr succeeded W irnlAcnicriting an optinvisation 
algorithin based an a process kno\\n as Mmulawd 
Atwuuhng(IOJ1Y TO procedure invokes a Ircacd 
search of the conAmnations. Conscquoid, not all 
possibilities arc CV. 11LIatcd, and so it is not possible to 
say, that the obsolutu (qmmim? p. ittern is located. but a 
good solution is obtainahic using a sensible amount of 
Computing time, 
Pi-c-progranimcd tcchmqLICS . 11-C CSJ)CCI, 111ý' LISCfLI1 III the 
traction field since flicy illo\\ prediction and control of 
Individual harmonics. This is particularly pci-tinctit 
\%hcrc signalling Interference nmý be a problem. Figure 
0 SIIO\\S the spectrum of a RDCLI OLItj)LIt \\IICI-C Ll 
group of harmonics 11,1\ C been nimimiscd LISIng 
simulated aillie'lling. \\hI]-St at the same time achlc\ lilt, 
a certain desired \aluc of fundamental wltage Note 
the harmonics marked 'T' arc trip1ciis These do iiot 
C, lLISC CLII-I-Cllt to f1O\\ III ý1 till-CC J)IMSC SýStClll \\IthOLIt -1 
neutral 1111C, and therefore 110 attempt is made to 
IIIIIIIII)ISC them, This týpc of control Is not possible 
using tcchlll(j(l(2s Such as YANI 
4.3 Design of the link components 
To achie%c a successful Resonant DC Link Imerter 
dcsign, it is important that a consicicrable amount of 
thought is giýcn to the selection of tile mo resonant 
componcnts. Lr and Cr Initially tile hilk ftcqLjcnc\ 
should be selected. \\h1ch allo\ýs the relationship 
bct\\ck: ii Lr and Cr to be detcrimned. It can be shown 
that the link frcqLJC11Cý.. f,.. is given approxlniatclý by 
cquation (1), bclo\\. \\ hkýrc k Is the clailiping 
cocfficient 
cos k) + 
Sekxtlon of an appropriate link frcqucnc\ is a non- 
tri\ ial task, since it rccluircs balancing the mininwill 
acceptable harmonic qL], Illt\. \%hich becomes poorer at 
l0\V fl-CCILIcilcies, against the o\crall comcrter losses. 
\\hich rise mth increasing frcqLiciic\ With this ratio 
cst. iblislicd. there is considcrabic frccdoill in the actual 
\alucs that call be assigned to Lr and Cr. There arc 
sc\cral factors to consider. More stable link operation 
is possible If Cr Is made as large as possible, \011ch 
rcduccs the size of Lr (to keep the link frcqticilc\ 
constant) Conscclucntlý abrupt chailgcs In link current 
causcd bý S\\ Itch mod Li lat loll only Induce Small 
\01tages "I l-r This is an csl)cciall\ Important factor 
for pi-c-programnicd strategies which arc calculated 
'ISSLIIIIII)g a rcgular link \%avcforni. Also a large valLIC 
of Lr rcCiLlircs a large, c. \pcnsiýc Inductor if losses are 
to be kcpt lo\\. 1-lo\\cNcr. though this SItLI. ItIOI1 IS 
IýI-I, I ['12111T (). ý, 01111), 11-IS011 PCMCý: Jj IN 1ý)Lltl 1, Ik lull 'Mu J11111.11,10-u 1-11IM-11,11- 
(a) 
S iinu]icd \rinca1 in 
ný 
' 
(b) 
SI (-, ma- DcI ta 
dcsirabIL: in tcrms of link stability. ""c" Cr is large the 
circulating rcsonant cum: nts bccomc larger. inmýising 
losscs in the clamping dcvicc. A good Lsign \\III 
balaticc link stablllt,, against clamp smtch losscs. 
PRACTICAL RESLIA'S 
Figurc 7 slio\\s the rcsults obtaim2d from a 'ýk%'A týýst- 
rig opci-ating \\itli thc smiic modulation pattcril \\Ilicil 
\ýas usal to dcri\c thLý tlworý: tical rý2sults shomi in 
F"Imil-C 6(a) Th(: tlicol-k: tlcil \. IILICS arc SIIO\\Il as 
cio. ssus m Fwurc 7 to allo\ý comp. irisoii For clirit\ the 
tiil)lciis havý: bccii supprcsscd 
- fl-I £I 
I(, ' II VC /. I- I ýICL IC, 1 I Sill ILI IILCCI ý111M:, l I lilt-' 111c, "ISIll-C111CIIIS 
0.25 
Measured 
Calculated X 
0 
0- 
0.1 
L. L 
0 0 10 20 30 40 50 Harmonic Number 
I-IgLl I-C 8 cicnionst ratcs tI ic form of tI ic Ii nk %oIin 
an actlvcly clampcd rk: sonant DC I Ink im crtcr TI i is 
\\a%ý: form \\as also nwastirý: d on the ', k%,, \ tcst-rio 
6. CONCLUSIONS 
Soft-smtching imcrters arc a significant dcýcloprncnt 
in comcrter tcclmologý, offering important benefits 
such as increased po\\cr dcnsitý, improved harmonic 
content of output spcctra. removal Of SnUbbcrs. and 
rý: duccd EMI As smtching de%iccs impro\e it is likclý 
that topologies such as the passively clamped RDCLI 
mll bccomc feasible, further c\tending the benefits 
obtamcd from such circuits. Ho\\c%cr care must be 
t, &: n \\hcn comparing hard-smtching and resonant 
DC' link comcrtcrs as the constraint that RDCLIs must 
smtch at zero voltage points detracts to some extent. 
from the bemýfit of inci-cased smtching frcqLIC11CN 
N, 2\ crthckýss, the ovcral I FCCILICtiOn In S\ý Itching 10-SS 
makcs the RDCL topolooý a \Iabic one. and offers 
traction Cquipment manUfacturcrs the nicans of 
rcclucing the \alucs of crucial characteristics SLIch as 
slzcý \\Ch-dit and harmonic distortion, to levels 
previousk unattamabL: LI S 111 hard-switching 
tcchnoloi-, ý 
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Soft-Switching Single-Phase to Three-Phase 
Converters with Near Unity Power Factor 
P. ELLAMS, B. Eng, AMIEE, & A. D. MANSELL, BSc, MSc. PhD, CEng, MIEE 
ABSTRACT A converter system is proposed which incorporates soft-switching both on the 
output stage, and on the single-phase input stage which is capable of operating in 4 quadrants and 
with near-unity power factor. The circuit discussed as an example is based on the Resonant DC 
Link Inverter topology and consequently employs Discrete Pulse Modulation. This has far- 
reaching consequences for the modulation strategy. Despite this, it is shown that control over 
individual harmonics is possible, allowing the designer to determine the characteristics of the 
input stage. The converter topology is compared against conventional diode-bridge input types 
and found to have improved figures for Total Harmonic Distortion, Peak Input Current, and 
Psophometric current which is an important indicator in the rail traction field. It is also seen that 
the weight and size of the converter may be reduced due to the lower filtering and heatsinking 
requirements. The results obtained by simulation are compared with practical results derived 
from a low-power test-rig. 
1. Introduction 
Recently there has been heightened interest in improving the current waveforrns drawn by the 
input stages of converters. Among the various reasons for this are the stricter regulations being 
imposed by supply authorities for operating equipment at poor power factor, and limiting 
harmonic pollution of the supply. In the rail traction environment there are often additional 
restrictions on the generation of specific harmonics, or bands of harmonics, to avoid interference 
with signalling systems. Furthermore there are usually limits on levels of psophometric current; 
this is a summation of the harmonics in the supply current, weighted in a manner which reflects 
the perceived level of interference in communication circuits. 
Many circuit topologies have been examined for use in current-shaping rectifiers [1,2]. Some 
circuits have employed resonant techniques to achieve soft-switching, which virtually eliminates 
switching losses. (3]. The topologies usually associated with 'hard-switching' and described in [11 
and [2] may however be incorporated into soft-switching circuits such as the Resonant DC Link 
Inverter allowing them to benefit from soft-switching without the addition of any components. An 
example of such an application is given below using the 4-switch H-bridge topology. The 
disadvantage of doing this is that the converter is constrained to use Discrete Pulse Modulation. 
In other words the switching of the devices in the converter is restricted to specific moments in 
time. This has far-reaching implications for the modulation strategy and it is this issue which is 
the main subject of this paper. 
Typically Resonant DC Link circuits are suitable for the 1-200 kW power range. Thus in the 
traction field they are ideally suited for use in auxiliary converters. This is an example of the kind 
of application where pre-progranimed modulation strategies are advantageous since they allow 
control of individual harmonics, and can thus be used to control properties such as psophometric 
current, or han-nonics which would otherwise interfere with signalling systems. It is shown below 
how pre-programming may be implemented in a Discrete Pulse Modulation input-stage. 
2. Proposed Converter Topology and Modulation Strategy 
The proposed converter is based on the Actively Clamped Resonant DC Link Inverter 
(ACRDCLI) which is shown in Figure I(a). [4] The inductor, Lr, and capacitor, Cr, form a 
resonant circuit. Figure I(b) shows the waveforrn of the voltage on Cr. This voltage resonates 
upwards until it reaches the same voltage as that on the upper plate of the clamping capacitor, 
Cc* At this point the clamping diode, Dcý forward biases allowing current to flow onto Cc. 
During this period the voltage on C r is clamped at a value kV DC, where k is the clamping 
coefficient which typically has a value 1.2-1.8. The current flowing onto Cc eventually reverses 
direction and is allowed to flow back via the switch Tr_ This results in a negative, and increasing 
value of current in L When T is turned off, the current in L initiates the next resonant cycle, r- rr 
causing the voltage on Cr to resonate down towards zero. The instant at which Tr is turned off is 
selected such that the voltage on Crjust reaches zero at its lowest point. At these zero voltage 
points the devices may be switched with very low switching loss. Consequently within the 
constraint that the devices are commutated at the zero voltage points, they may be switched as 
frequently as desired without significantly increasing the overall device losses. Table 1 [5] allows 
a comparison to be made between hard and soft switching converters. It can be seen that in each 
case the overall device losses of the Resonant DC Link Inverter are less than the hard-switched 
inverter, despite the fact that the switching frequency of the RDCLI is some 5 to 6 times higher. 
The current rating of the main devices in an RDCLI is approximately the same as for an 
equivalently rated hard switching inverter. However due to the oscillating resonant link, the 
devices experience a significantly higher voltage stress. 
Dc 
cc 
VE)c 
(a) 
v', 
3-Phase kVDc 
0~ ': 
ý' 
(b) 
Figure 1. Actively Clamped Resonant DC Link Inverter 
Resonant DC Link Hard-Switching 
i)evices Switching Conduc- Switching Total Switching Conduc- SWItching Total Notes 
Used Frequency tion Loss Device Frequency tion, Loss Device 
Loss Loss Loss Loss 
1200V 10=55A 
IOOA 60kHz 374 W 87 W 461W I OkHz 352 W 330 W 682W VDC=600V 
IGBT 
600V 10= I OOA 
I OOA 60kHz 480 W 94 W 574W I OkHz 465 W 436 W 901W VDC=300V 
IGBT Pn=lOkW 
SIM- 10= I OOA 
lated 25 kHz 283 W 48 W 33 IW 5 kHz 225 W 434 W 659W VDC=600V 
BJT I I I I I 
Table 1 Comparison of Soft and Hard-switching Inverters 
A disadvantage of this, and many other types of converter, is the need to provide a DC supply. 
This often involves the use of a simple rectifier with capacitor smoothing. Unfortunately though 
being simple, this type of front end is undesirable because of its poor power factor. The problem 
is exacerbated when the circuit is fed from a single-phase supply. Vanous methods may be used 
to improve this situation by shaping the input current. The circuit proposed for use with a single- 
phase supply is shown in Figure 2. The circuit is basically the same as that shown in Figure I 
except for the addition of a full-bridge converter to the resonating link. This converter allows 
four-quadrant operation, and line-current shaping to be performed. The devices in the input stage 
also benefit from zero-voltage switching, without the addition of further resonant components. 
The input stage, which belongs to the pulse converter family, may be represented by the 
'stance of the Ls i equivalent circuit shown in Figure 3(a) assuming that the resi is 
negligible. The function of the converter is to generate a voltage waveforrn, Vc which is applied to 
Ls, Wien V is in phase with V, and has equal magnitude no power flows into the converter. By C 
D, 
Clamp 
cc 
T, 
Switch 
Lr 
AW 
CDC C, 
V 
- -3-Phase 
Output - 
-1 Single 
Phase 
supply 
output Stage 
old 
Input Stage 
Figure 2. ACRDCLI with Pulse Converter Input Stage 
Ls vs vc 
vs vc SMS 
Figure 3. Pulse Converter Equivalent Circuit and Phasor 
Diagram 
introducing a small phase shift between Vc and Vsý it is possible to cause power to flow into the 
converter, or to flow out (re-generation). By making appropriate changes in the magnitude of Vc 
the input stage can be made to operate at unity power factor. Figure 3(b) shows the phasor 
diagram for the pulse converter operating at unity power factor. 'Vcl' represents the fundamental 
component of the converter voltage waveform, Vc, The equation for power flow through the input 
inductor is: 
P= _VS . sin (5 COLS 
where 6 is the phase angle between Vc, and Vs. 
Because of the restriction with converters such as the RDCLI that switching must take place at 
zero voltage points, the output waveforrn consists of a series of identical voltage pulses similar to 
the pulse train shown in Figure 4. As well as positive or negative pulses, periods of zero voltage 
may also be impressed on Ls, The figure shows how the pulses are selected to synthesise the 
desired output waveform. This modulation process may be done 'on-line' using a controller such 
as the Sigma-Delta Modulator [6]. However, if it is necessary to control specific harmonics, or a 
complex function of the han-nonics within the output waveform, then a pre-calculated modulation 
Figure 4. Synthesis of Waveforms 
process is more appropriate. Due to the large ratio of resonati I ing link frequency to synthesised 
waveform, frequency (typically 300-1200), the procedure for obtaining optimum pulse patterns is 
a problem of large-scale combinatorial optimisation. The number of pulse patterns possible 
makes it impractical to search every combination even with powerful computing resources. 
However, it has been shown previously by Ellarns and Mansell [7] that the search procedure can 
be significantly streamlined by the use of an optin-ýsation algorithm known as Simulated 
Annealing. This allows the set of possible patterns to be searched in a directed manner using a 
cost function to assess each combination. Simulated Annealing is fairly unique among 
optimisation techniques since it occasionally accepts an iterative step which worsens the cost 
function value, rather than continuously moving 'downhill'. This reduces the probability of the 
search process becoming 'trapped' in a poor local minimum. 
3. Pulse Converter Control 
One of the key requirements for a pulse converter such as this is the ability to track the mains 
supply voltage wavefon-n. In a 'conventional' PWM system with unconstrained switching angles, 
this is not too much of a problem. However, in a discrete pulse system like the Resonant DC Link 
converter the overall period of the generated waveforms is also constrained to discrete values. 
The length of the pulses on the resonant link has an arbitrary relationship to the supply frequency 
. 
As a consequence, it IS necessary to continually correct for phase error between the synthesised 
waveforrn and the supply waveform. In the steady state, this control may be implemented by 
identifying from a table of possibilities, one pulse pattern which has a period greater then the 
mains supply, and one pattern which has a period shorter than the supply. The function of the 
control loop is to alternate between these two patterns in a manner which minimises the phase 
error. Alternation may only take place at the end of a synthesised cycle and involves quantised 
output values. In other words it is behaving like a Sigma-Delta Modulator with the supply 
frequency as the demand input. [8] 
At the same time as deciding the overall period of the generated pattern, the controller must 
determine its fundamental magnitude and harmonic properties. These are intrinsic qualities of the 
pattern. Consequently it is necessary to generate a table of patterns for each desired value of 
fundamental. To give the appropriate han-nonic properties, a cost function and optimisation 
procedure such as Simulated Annealing should be used in the formulation of the tables of 
modulation pattems. 
The Sigma-Delta controller described above works well in the steady state. However the supply 
frequency may change, or the resonant pulse length mav varý' 
due to changes in clamping voltage, 
or loading of the converter. This alters the average number of pulses needed in each supply cycle. 
Simulations have shoxvn that for a 20kHz link frequency, pulse pattern 
length may var"- over a 
range of 10-20 as the load on the converter is increased. Changes such as this can be detected by 
the controller by examining the phase difference between the generated pattern and the supply 
wavefon-n. This is most easily done at the zero-crossing points of the supply. To prevent the 
Sigma-Delta controller from saturating, the two patterns used must be updated with new ones 
which are either longer or shorter, thus allowing correct tracking of the supply to continue. This 
system of operation has the characteristics of a Digital Phase Lock Loop (DPLL) [9]. To 
maintain stability of this loop a delay may need to be introduced. The delay causes the system to 
wait a number of cycles before correcting a phase error, and thus behaves as a low-pass filter. 
Figure 5 shows a block diagram of the phase-lock system. It can be seen from the diagram that it 
exists as two loops; the inner Sigma-Delta loop, and the outer bandwidth-limited loop to account 
for transient conditions. Although shown as separate blocks, the phase-lock system, and pattern 
generation may be implemented on a single microprocessor. 
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Figure 5. Block Diagram of Phase-Lock System 
4. Analysis and Simulation of the Phase-Lock System 
In tracking the supply voltage waveform, the controller will normally select the short pattern for 
one cycle, followed by several cycles of the long pattern, or vice versa. 
The Implication here Is 
that there are modulations of the converter taking place at 
less than the supply frequency. In other 
words sub-harmonics may be generated. For this reason it is of interest to 
be able to model the 
converter to assess the size of these sub-harmonics, which may experience very 
low values of 
II ta impedance and thus cause large sub harmonic currents to 
flow. Considering only the ftindamen I 
of the sy-rithesised voltage waveforms, the converter 
behaves like an oscillator whose frequency is 
modulated. This modulation is restncted to the end point of each synthesised cycle. This situation 
is well known in the conu-nunications field as Continuous Phase Frequency ShIft Keying [101. 
Previous work in this area has shown that it is a very difficult situation to analyse spectrally, and 
only a few special cases are discussed in the literature. Normally it is assumed that the selection 
of frequencies is random, which is not the case here. Consequently it is preferable to use 
simulation rather than attempt a rigorous analytical approach. 
Frequency 
P. U. 
Magnitude 
. U. 
0.1 0.000037 
0.1111 0.000020 
0.1250 0.000011 
0.1428 0.000006 
0.1666 0.000030 
0.2 0.000013 
0.25 0.000102 
0.3333 0.000008 
0.5 0.000001 
1.0 1.009620 
3.0 0.007880 
5.0 0.005952 
7.0 0.009674 
9.0 0.000051 
11.0 0.017959 
TABLE 2 Spectrum of 
simulated converter 
voltage (vc) 
The selection of long and short patterns for synthesis is normally 
a non-repetitive process due to the arbi itrary relationship between 
the period of the supply waveform and the synthesised 
waveforms. [8] Because the simulation is performed over a finite 
number of cycles however, repetition is automatically assumed. 
The more cycles which can be included in the simulation, the 
more true the assumption becomes. Table 2 shows part of the 
spectrum obtained from Fourier analysis of the voltage vc for a 
simulation of converter operation over 100 cycles, operating 
from a 15.6kHz link, with a nominal 1.0 p. u. fundamental. It can 
be seen that the sub-harmonics are in fact very small. It should 
be noted that sub harmonic oscillation is only a problem with the 
input stage due to the necessity to track the mains frequency. 
Where pre-programmed Discrete Pulse Modulation is used on 
the output stage then sub han-nonics do not exist in the steady state. 
5. Comparison of Converter and Diode-Bridge Input Stages 
Many converters have diode-bridge input stages based on the topology shown in Figure 6(a). This 
circuit utilises a simple LC filter but many other configurations are possible. Figure 6(b) shows 
the typical distorted line-current waveforms which may flow using this type of input stage This 
waveforrn clearly has poor attributes as far as Total Harmonic Distortion (THD) and 
psophometric current (1p) are concerned. Figure 7 allows a fuller comparison to be made. In this 
example, converter and diode-bridge input stages have been simulated and the respective values 
of THD, Ip, and peak input current have been calculated. This has been repeated using vanous 
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Figure 6. Diode-Bridge input stage and current waveform 
values of filter inductance, whilst varying the filter capacitance to maintain a constant resonant 
frequency of 8Hz for the filter arrangement. In each case, a resistive load of 40kW was assumed, 
supplied from a 1000V AC source. In the case of the pulse converter-input circuit the 'filter' 
inductance is the line inductor. It can be seen from the graphs in Figures 7(a), (b) & (c) that the 
pulse converter-input circuit possesses significantly lower values of THD, 1p, and peak input 
current. Conversely it could be said that whilst maintaining the same values of THD, I P, and peak 
current, the pulse converter-input type requires a smaller value of inductance. The reduced peak 
current has a bearing on device and heatsink rating. These factors are particularly important 
where weight and size are cntical. 
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Figure 7. Graphs of THID, lp, and peak current for the input stages (obtained by simulation) 
6. Practical results 
Figure 8 shows the spectrum of the voltage waveform obtained from the input-stage of a low 
power test-rig having the same circuit configuration as shown in Figure 2. i. e. it is the spectrum 
of Vc* Figure 8(a) shows the spectrum obtained when implementing a pattern designed to 
minimise the lowest 9 harmonics, whilst demanding a nominal I p. u. fundamental. Figure 8(b) 
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Figure 8. Practically Measured Voltage Spectra of Converter-Input Stage 
demonstrates how a band of han-nonics may be minimised, again the nominal fundamental is I 
p. u. In practice the increase in low frequency harmonics which this causes would probably be 
undesirable. However the process could be easily modified to reduce low frequency harmonics 
and minimise a remote band higher in the spectrum. Figure 9 shows the spectra denved by using 
computer simulation under the same conditions. It can be seen that whilst the harmonic envelopes 
are similar to the practical results there is some discrepancy regarding individual harmonic 
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Figure 9. Voltage Spectra for Converter-input Stage Derived by Simulation 
amplitudes. This can be attributed to several factors. Firstly the test-rig was controlled using 
8051 microcontrollers which have aI [ts cycle time. Thus when performing many instructions, as 
required by the control loops, the computation time can become comparable with the period of 
link resonance. As a consequence an appreciable degree of error exists in the pattern selection, 
giving harmonically non-ideal charactenstics. This situation could be alleviated by using a faster 
processor such as a Digital Signal Processor. Another source of discrepancy is the Spectrum 
Analyser which introduces measurement errors when analysing han-nonics of very low amplitude. 
A further factor is the assumption of pattern repetition upon which the simulation is based. 
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The lower trace in Figure 10 shows the typical form of the line current flowing into the converter. 
It can be seen that the current is harmonically fairly pure, and in phase with the supply voltage 
waveform (upper trace) creating the conditions for high power factor. The power factor was 
measured at 0.99 using an AC power analyser. The distorted appearance of the voltage waveform 
was due to external harmonic pollution of the laboratory supply. This however serves as an 
example of the effects of operating converters without power factor corrected front-ends. 
7. Conclusions 
It has been shown that current-shaping circuit topologies can be operated Mi a soft-switching, 
Discrete Pulse Modulation mode whilst maintaining the benefits of good harmonic control. A 
'conventional' hard-switching current-shaping circuit may be incorporated into the design of 
converters such as the Actively Clamped Resonant DC Link Inverter to achieve soft-svAitching 
without the addition of any further resonant components. 
Control over specific han-nonics, or complex functions of the han-nonic amplitudes may be 
achieved using a pre-programming method. Simulated Annealing has proved to be a reliable way 
of searching for appropriate modulation patterns. When using pre-calculated patterns, it is 
necessary to store a table containing various pattern lengths to account for changes in supply 
frequency and resonant pulse length. The control loop used to select the patterns has the 
characteristics of a Digital Phase Lock Loop, and steps must be taken to ensure its stability. 
Several advantages are obtained from using a current-shaped input stage whether hard or soft- 
switched; Total Han-nonic Distortion (THD), peak current and psophometric current may be 
reduced, without increasing the size of passive filtering components. Indeed the size of filters may 
be reduced significantly, whilst maintaining the same harmonic characteristics. This allows size 
and weight reduction in the converter which is especially critical in certain applications, for 
example in the rail traction industry. The use of soft-svAtching allows additional improvements to 
be made when compared to their hard-switching counterparts. Due to the reduced switching 
losses, heatsinks may be reduced in size, and because of the low losses per switching operation, 
the switching frequency may be raised significantly allowing further gains to be made in terms of 
THD, peak current, psophometric current and size of filters. The improvements made by 
increasing the switching frequency are however, tempered by the need to use discrete pulse 
modulation. 
The example above utilised a 4-switch H-bridge topology which gives good 
harmonic control 
properties, and allows 4-quadrant operation. This is at the expense of a 
full complement of 
switching devices. Other, lower-cost topologies are possible some of which are 
described in the 
literature. These may also benefit from the harmonic control principles 
dcscribed in this paper. 
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